aboutsummaryrefslogtreecommitdiff
path: root/lib/chibios/os/common/ext/ST/STM32L0xx/stm32l031xx.h
diff options
context:
space:
mode:
Diffstat (limited to 'lib/chibios/os/common/ext/ST/STM32L0xx/stm32l031xx.h')
-rw-r--r--lib/chibios/os/common/ext/ST/STM32L0xx/stm32l031xx.h6094
1 files changed, 6094 insertions, 0 deletions
diff --git a/lib/chibios/os/common/ext/ST/STM32L0xx/stm32l031xx.h b/lib/chibios/os/common/ext/ST/STM32L0xx/stm32l031xx.h
new file mode 100644
index 000000000..2863d322c
--- /dev/null
+++ b/lib/chibios/os/common/ext/ST/STM32L0xx/stm32l031xx.h
@@ -0,0 +1,6094 @@
1/**
2 ******************************************************************************
3 * @file stm32l031xx.h
4 * @author MCD Application Team
5 * @brief CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
6 * This file contains all the peripheral register's definitions, bits
7 * definitions and memory mapping for stm32l031xx devices.
8 *
9 * This file contains:
10 * - Data structures and the address mapping for all peripherals
11 * - Peripheral's registers declarations and bits definition
12 * - Macros to access peripheral's registers hardware
13 *
14 ******************************************************************************
15 * @attention
16 *
17 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
18 *
19 * Redistribution and use in source and binary forms, with or without modification,
20 * are permitted provided that the following conditions are met:
21 * 1. Redistributions of source code must retain the above copyright notice,
22 * this list of conditions and the following disclaimer.
23 * 2. Redistributions in binary form must reproduce the above copyright notice,
24 * this list of conditions and the following disclaimer in the documentation
25 * and/or other materials provided with the distribution.
26 * 3. Neither the name of STMicroelectronics nor the names of its contributors
27 * may be used to endorse or promote products derived from this software
28 * without specific prior written permission.
29 *
30 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
31 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
32 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
33 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
34 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
35 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
36 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
37 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
38 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40 *
41 ******************************************************************************
42 */
43
44/** @addtogroup CMSIS
45 * @{
46 */
47
48/** @addtogroup stm32l031xx
49 * @{
50 */
51
52#ifndef __STM32L031xx_H
53#define __STM32L031xx_H
54
55#ifdef __cplusplus
56 extern "C" {
57#endif
58
59
60/** @addtogroup Configuration_section_for_CMSIS
61 * @{
62 */
63/**
64 * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
65 */
66#define __CM0PLUS_REV 0 /*!< Core Revision r0p0 */
67#define __MPU_PRESENT 0 /*!< STM32L0xx provides no MPU */
68#define __VTOR_PRESENT 1 /*!< Vector Table Register supported */
69#define __NVIC_PRIO_BITS 2 /*!< STM32L0xx uses 2 Bits for the Priority Levels */
70#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
71
72/**
73 * @}
74 */
75
76/** @addtogroup Peripheral_interrupt_number_definition
77 * @{
78 */
79
80/**
81 * @brief stm32l031xx Interrupt Number Definition, according to the selected device
82 * in @ref Library_configuration_section
83 */
84
85/*!< Interrupt Number Definition */
86typedef enum
87{
88/****** Cortex-M0 Processor Exceptions Numbers ******************************************************/
89 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
90 HardFault_IRQn = -13, /*!< 3 Cortex-M0+ Hard Fault Interrupt */
91 SVC_IRQn = -5, /*!< 11 Cortex-M0+ SV Call Interrupt */
92 PendSV_IRQn = -2, /*!< 14 Cortex-M0+ Pend SV Interrupt */
93 SysTick_IRQn = -1, /*!< 15 Cortex-M0+ System Tick Interrupt */
94
95/****** STM32L-0 specific Interrupt Numbers *********************************************************/
96 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
97 PVD_IRQn = 1, /*!< PVD through EXTI Line detect Interrupt */
98 RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */
99 FLASH_IRQn = 3, /*!< FLASH Interrupt */
100 RCC_IRQn = 4, /*!< RCC Interrupt */
101 EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */
102 EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */
103 EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */
104 DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */
105 DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */
106 DMA1_Channel4_5_6_7_IRQn = 11, /*!< DMA1 Channel 4, Channel 5, Channel 6 and Channel 7 Interrupts */
107 ADC1_COMP_IRQn = 12, /*!< ADC1, COMP1 and COMP2 Interrupts */
108 LPTIM1_IRQn = 13, /*!< LPTIM1 Interrupt */
109 TIM2_IRQn = 15, /*!< TIM2 Interrupt */
110 TIM21_IRQn = 20, /*!< TIM21 Interrupt */
111 TIM22_IRQn = 22, /*!< TIM22 Interrupt */
112 I2C1_IRQn = 23, /*!< I2C1 Interrupt */
113 SPI1_IRQn = 25, /*!< SPI1 Interrupt */
114 USART2_IRQn = 28, /*!< USART2 Interrupt */
115 LPUART1_IRQn = 29, /*!< LPUART1 Interrupt */
116} IRQn_Type;
117
118/**
119 * @}
120 */
121
122#include "core_cm0plus.h"
123#include "system_stm32l0xx.h"
124#include <stdint.h>
125
126/** @addtogroup Peripheral_registers_structures
127 * @{
128 */
129
130/**
131 * @brief Analog to Digital Converter
132 */
133
134typedef struct
135{
136 __IO uint32_t ISR; /*!< ADC Interrupt and Status register, Address offset:0x00 */
137 __IO uint32_t IER; /*!< ADC Interrupt Enable register, Address offset:0x04 */
138 __IO uint32_t CR; /*!< ADC Control register, Address offset:0x08 */
139 __IO uint32_t CFGR1; /*!< ADC Configuration register 1, Address offset:0x0C */
140 __IO uint32_t CFGR2; /*!< ADC Configuration register 2, Address offset:0x10 */
141 __IO uint32_t SMPR; /*!< ADC Sampling time register, Address offset:0x14 */
142 uint32_t RESERVED1; /*!< Reserved, 0x18 */
143 uint32_t RESERVED2; /*!< Reserved, 0x1C */
144 __IO uint32_t TR; /*!< ADC watchdog threshold register, Address offset:0x20 */
145 uint32_t RESERVED3; /*!< Reserved, 0x24 */
146 __IO uint32_t CHSELR; /*!< ADC channel selection register, Address offset:0x28 */
147 uint32_t RESERVED4[5]; /*!< Reserved, 0x2C */
148 __IO uint32_t DR; /*!< ADC data register, Address offset:0x40 */
149 uint32_t RESERVED5[28]; /*!< Reserved, 0x44 - 0xB0 */
150 __IO uint32_t CALFACT; /*!< ADC data register, Address offset:0xB4 */
151} ADC_TypeDef;
152
153typedef struct
154{
155 __IO uint32_t CCR;
156} ADC_Common_TypeDef;
157
158
159/**
160 * @brief Comparator
161 */
162
163typedef struct
164{
165 __IO uint32_t CSR; /*!< COMP comparator control and status register, Address offset: 0x18 */
166} COMP_TypeDef;
167
168typedef struct
169{
170 __IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */
171} COMP_Common_TypeDef;
172
173
174/**
175* @brief CRC calculation unit
176*/
177
178typedef struct
179{
180__IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
181__IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
182uint8_t RESERVED0; /*!< Reserved, 0x05 */
183uint16_t RESERVED1; /*!< Reserved, 0x06 */
184__IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
185uint32_t RESERVED2; /*!< Reserved, 0x0C */
186__IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */
187__IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */
188} CRC_TypeDef;
189
190/**
191 * @brief Debug MCU
192 */
193
194typedef struct
195{
196 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
197 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
198 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
199 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
200}DBGMCU_TypeDef;
201
202/**
203 * @brief DMA Controller
204 */
205
206typedef struct
207{
208 __IO uint32_t CCR; /*!< DMA channel x configuration register */
209 __IO uint32_t CNDTR; /*!< DMA channel x number of data register */
210 __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */
211 __IO uint32_t CMAR; /*!< DMA channel x memory address register */
212} DMA_Channel_TypeDef;
213
214typedef struct
215{
216 __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */
217 __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */
218} DMA_TypeDef;
219
220typedef struct
221{
222 __IO uint32_t CSELR; /*!< DMA channel selection register, Address offset: 0xA8 */
223} DMA_Request_TypeDef;
224
225/**
226 * @brief External Interrupt/Event Controller
227 */
228
229typedef struct
230{
231 __IO uint32_t IMR; /*!<EXTI Interrupt mask register, Address offset: 0x00 */
232 __IO uint32_t EMR; /*!<EXTI Event mask register, Address offset: 0x04 */
233 __IO uint32_t RTSR; /*!<EXTI Rising trigger selection register , Address offset: 0x08 */
234 __IO uint32_t FTSR; /*!<EXTI Falling trigger selection register, Address offset: 0x0C */
235 __IO uint32_t SWIER; /*!<EXTI Software interrupt event register, Address offset: 0x10 */
236 __IO uint32_t PR; /*!<EXTI Pending register, Address offset: 0x14 */
237}EXTI_TypeDef;
238
239/**
240 * @brief FLASH Registers
241 */
242typedef struct
243{
244 __IO uint32_t ACR; /*!< Access control register, Address offset: 0x00 */
245 __IO uint32_t PECR; /*!< Program/erase control register, Address offset: 0x04 */
246 __IO uint32_t PDKEYR; /*!< Power down key register, Address offset: 0x08 */
247 __IO uint32_t PEKEYR; /*!< Program/erase key register, Address offset: 0x0c */
248 __IO uint32_t PRGKEYR; /*!< Program memory key register, Address offset: 0x10 */
249 __IO uint32_t OPTKEYR; /*!< Option byte key register, Address offset: 0x14 */
250 __IO uint32_t SR; /*!< Status register, Address offset: 0x18 */
251 __IO uint32_t OPTR; /*!< Option byte register, Address offset: 0x1c */
252 __IO uint32_t WRPR; /*!< Write protection register, Address offset: 0x20 */
253} FLASH_TypeDef;
254
255
256/**
257 * @brief Option Bytes Registers
258 */
259typedef struct
260{
261 __IO uint32_t RDP; /*!< Read protection register, Address offset: 0x00 */
262 __IO uint32_t USER; /*!< user register, Address offset: 0x04 */
263 __IO uint32_t WRP01; /*!< write protection Bytes 0 and 1 Address offset: 0x08 */
264} OB_TypeDef;
265
266
267/**
268 * @brief General Purpose IO
269 */
270
271typedef struct
272{
273 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
274 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
275 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
276 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
277 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
278 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
279 __IO uint32_t BSRR; /*!< GPIO port bit set/reset registerBSRR, Address offset: 0x18 */
280 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
281 __IO uint32_t AFR[2]; /*!< GPIO alternate function register, Address offset: 0x20-0x24 */
282 __IO uint32_t BRR; /*!< GPIO bit reset register, Address offset: 0x28 */
283}GPIO_TypeDef;
284
285/**
286 * @brief LPTIMIMER
287 */
288typedef struct
289{
290 __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */
291 __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */
292 __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */
293 __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */
294 __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */
295 __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */
296 __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */
297 __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */
298} LPTIM_TypeDef;
299
300/**
301 * @brief SysTem Configuration
302 */
303
304typedef struct
305{
306 __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */
307 __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x04 */
308 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration register, Address offset: 0x14-0x08 */
309 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */
310 __IO uint32_t CFGR3; /*!< SYSCFG configuration register 3, Address offset: 0x20 */
311} SYSCFG_TypeDef;
312
313
314
315/**
316 * @brief Inter-integrated Circuit Interface
317 */
318
319typedef struct
320{
321 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
322 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
323 __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */
324 __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */
325 __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */
326 __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */
327 __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */
328 __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */
329 __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */
330 __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */
331 __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */
332}I2C_TypeDef;
333
334
335/**
336 * @brief Independent WATCHDOG
337 */
338typedef struct
339{
340 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
341 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
342 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
343 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
344 __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */
345} IWDG_TypeDef;
346
347/**
348 * @brief Power Control
349 */
350typedef struct
351{
352 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
353 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
354} PWR_TypeDef;
355
356/**
357 * @brief Reset and Clock Control
358 */
359typedef struct
360{
361 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
362 __IO uint32_t ICSCR; /*!< RCC Internal clock sources calibration register, Address offset: 0x04 */
363 __IO uint32_t CRRCR; /*!< RCC Clock recovery RC register, Address offset: 0x08 */
364 __IO uint32_t CFGR; /*!< RCC Clock configuration register, Address offset: 0x0C */
365 __IO uint32_t CIER; /*!< RCC Clock interrupt enable register, Address offset: 0x10 */
366 __IO uint32_t CIFR; /*!< RCC Clock interrupt flag register, Address offset: 0x14 */
367 __IO uint32_t CICR; /*!< RCC Clock interrupt clear register, Address offset: 0x18 */
368 __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x1C */
369 __IO uint32_t AHBRSTR; /*!< RCC AHB peripheral reset register, Address offset: 0x20 */
370 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
371 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x28 */
372 __IO uint32_t IOPENR; /*!< RCC Clock IO port enable register, Address offset: 0x2C */
373 __IO uint32_t AHBENR; /*!< RCC AHB peripheral clock enable register, Address offset: 0x30 */
374 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral enable register, Address offset: 0x34 */
375 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral enable register, Address offset: 0x38 */
376 __IO uint32_t IOPSMENR; /*!< RCC IO port clock enable in sleep mode register, Address offset: 0x3C */
377 __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clock enable in sleep mode register, Address offset: 0x40 */
378 __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clock enable in sleep mode register, Address offset: 0x44 */
379 __IO uint32_t APB1SMENR; /*!< RCC APB1 peripheral clock enable in sleep mode register, Address offset: 0x48 */
380 __IO uint32_t CCIPR; /*!< RCC clock configuration register, Address offset: 0x4C */
381 __IO uint32_t CSR; /*!< RCC Control/status register, Address offset: 0x50 */
382} RCC_TypeDef;
383
384/**
385 * @brief Real-Time Clock
386 */
387typedef struct
388{
389 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
390 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
391 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
392 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
393 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
394 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
395 uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */
396 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
397 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
398 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
399 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
400 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
401 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
402 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
403 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
404 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
405 __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */
406 __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */
407 __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */
408 __IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */
409 __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */
410 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
411 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
412 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
413 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
414} RTC_TypeDef;
415
416
417/**
418 * @brief Serial Peripheral Interface
419 */
420typedef struct
421{
422 __IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */
423 __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */
424 __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */
425 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
426 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */
427 __IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */
428 __IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */
429} SPI_TypeDef;
430
431/**
432 * @brief TIM
433 */
434typedef struct
435{
436 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
437 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
438 __IO uint32_t SMCR; /*!< TIM slave Mode Control register, Address offset: 0x08 */
439 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
440 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
441 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
442 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
443 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
444 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
445 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
446 __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */
447 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
448 uint32_t RESERVED12;/*!< Reserved Address offset: 0x30 */
449 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
450 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
451 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
452 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
453 uint32_t RESERVED17;/*!< Reserved, Address offset: 0x44 */
454 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
455 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer register, Address offset: 0x4C */
456 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
457} TIM_TypeDef;
458
459/**
460 * @brief Universal Synchronous Asynchronous Receiver Transmitter
461 */
462typedef struct
463{
464 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */
465 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */
466 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */
467 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */
468 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */
469 __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */
470 __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */
471 __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */
472 __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */
473 __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */
474 __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */
475} USART_TypeDef;
476
477/**
478 * @brief Window WATCHDOG
479 */
480typedef struct
481{
482 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
483 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
484 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
485} WWDG_TypeDef;
486
487
488/**
489 * @}
490 */
491
492/** @addtogroup Peripheral_memory_map
493 * @{
494 */
495#define FLASH_BASE ((uint32_t)0x08000000U) /*!< FLASH base address in the alias region */
496#define FLASH_END ((uint32_t)0x08007FFFU) /*!< FLASH end address in the alias region */
497#define DATA_EEPROM_BASE ((uint32_t)0x08080000U) /*!< DATA_EEPROM base address in the alias region */
498#define DATA_EEPROM_END ((uint32_t)0x080803FFU) /*!< DATA EEPROM end address in the alias region */
499#define SRAM_BASE ((uint32_t)0x20000000U) /*!< SRAM base address in the alias region */
500#define SRAM_SIZE_MAX ((uint32_t)0x00002000U) /*!< maximum SRAM size (up to 8KBytes) */
501
502#define PERIPH_BASE ((uint32_t)0x40000000U) /*!< Peripheral base address in the alias region */
503
504/*!< Peripheral memory map */
505#define APBPERIPH_BASE PERIPH_BASE
506#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000U)
507#define IOPPERIPH_BASE (PERIPH_BASE + 0x10000000U)
508
509#define TIM2_BASE (APBPERIPH_BASE + 0x00000000U)
510#define RTC_BASE (APBPERIPH_BASE + 0x00002800U)
511#define WWDG_BASE (APBPERIPH_BASE + 0x00002C00U)
512#define IWDG_BASE (APBPERIPH_BASE + 0x00003000U)
513#define USART2_BASE (APBPERIPH_BASE + 0x00004400U)
514#define LPUART1_BASE (APBPERIPH_BASE + 0x00004800U)
515#define I2C1_BASE (APBPERIPH_BASE + 0x00005400U)
516#define PWR_BASE (APBPERIPH_BASE + 0x00007000U)
517#define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00U)
518
519#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000U)
520#define COMP1_BASE (APBPERIPH_BASE + 0x00010018U)
521#define COMP2_BASE (APBPERIPH_BASE + 0x0001001CU)
522#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP1_BASE)
523#define EXTI_BASE (APBPERIPH_BASE + 0x00010400U)
524#define TIM21_BASE (APBPERIPH_BASE + 0x00010800U)
525#define TIM22_BASE (APBPERIPH_BASE + 0x00011400U)
526#define ADC1_BASE (APBPERIPH_BASE + 0x00012400U)
527#define ADC_BASE (APBPERIPH_BASE + 0x00012708U)
528#define SPI1_BASE (APBPERIPH_BASE + 0x00013000U)
529#define DBGMCU_BASE (APBPERIPH_BASE + 0x00015800U)
530
531#define DMA1_BASE (AHBPERIPH_BASE + 0x00000000U)
532#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008U)
533#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CU)
534#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030U)
535#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044U)
536#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058U)
537#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CU)
538#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080U)
539#define DMA1_CSELR_BASE (DMA1_BASE + 0x000000A8U)
540
541
542#define RCC_BASE (AHBPERIPH_BASE + 0x00001000U)
543#define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000U) /*!< FLASH registers base address */
544#define OB_BASE ((uint32_t)0x1FF80000U) /*!< FLASH Option Bytes base address */
545#define FLASHSIZE_BASE ((uint32_t)0x1FF8007CU) /*!< FLASH Size register base address */
546#define UID_BASE ((uint32_t)0x1FF80050U) /*!< Unique device ID register base address */
547#define CRC_BASE (AHBPERIPH_BASE + 0x00003000U)
548
549#define GPIOA_BASE (IOPPERIPH_BASE + 0x00000000U)
550#define GPIOB_BASE (IOPPERIPH_BASE + 0x00000400U)
551#define GPIOC_BASE (IOPPERIPH_BASE + 0x00000800U)
552#define GPIOH_BASE (IOPPERIPH_BASE + 0x00001C00U)
553
554/**
555 * @}
556 */
557
558/** @addtogroup Peripheral_declaration
559 * @{
560 */
561
562#define TIM2 ((TIM_TypeDef *) TIM2_BASE)
563#define RTC ((RTC_TypeDef *) RTC_BASE)
564#define WWDG ((WWDG_TypeDef *) WWDG_BASE)
565#define IWDG ((IWDG_TypeDef *) IWDG_BASE)
566#define USART2 ((USART_TypeDef *) USART2_BASE)
567#define LPUART1 ((USART_TypeDef *) LPUART1_BASE)
568#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
569#define PWR ((PWR_TypeDef *) PWR_BASE)
570#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)
571
572#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
573#define COMP1 ((COMP_TypeDef *) COMP1_BASE)
574#define COMP2 ((COMP_TypeDef *) COMP2_BASE)
575#define EXTI ((EXTI_TypeDef *) EXTI_BASE)
576#define TIM21 ((TIM_TypeDef *) TIM21_BASE)
577#define TIM22 ((TIM_TypeDef *) TIM22_BASE)
578#define ADC1 ((ADC_TypeDef *) ADC1_BASE)
579#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC_BASE)
580/* Legacy defines */
581#define ADC ADC1_COMMON
582#define SPI1 ((SPI_TypeDef *) SPI1_BASE)
583#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
584
585#define DMA1 ((DMA_TypeDef *) DMA1_BASE)
586#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
587#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
588#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
589#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
590#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
591#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
592#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
593#define DMA1_CSELR ((DMA_Request_TypeDef *) DMA1_CSELR_BASE)
594
595
596#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
597#define OB ((OB_TypeDef *) OB_BASE)
598#define RCC ((RCC_TypeDef *) RCC_BASE)
599#define CRC ((CRC_TypeDef *) CRC_BASE)
600
601#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
602#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
603#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
604#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
605
606/**
607 * @}
608 */
609
610/** @addtogroup Exported_constants
611 * @{
612 */
613
614 /** @addtogroup Peripheral_Registers_Bits_Definition
615 * @{
616 */
617
618/******************************************************************************/
619/* Peripheral Registers Bits Definition */
620/******************************************************************************/
621/******************************************************************************/
622/* */
623/* Analog to Digital Converter (ADC) */
624/* */
625/******************************************************************************/
626/******************** Bits definition for ADC_ISR register ******************/
627#define ADC_ISR_EOCAL_Pos (11U)
628#define ADC_ISR_EOCAL_Msk (0x1U << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */
629#define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< End of calibration flag */
630#define ADC_ISR_AWD_Pos (7U)
631#define ADC_ISR_AWD_Msk (0x1U << ADC_ISR_AWD_Pos) /*!< 0x00000080 */
632#define ADC_ISR_AWD ADC_ISR_AWD_Msk /*!< Analog watchdog flag */
633#define ADC_ISR_OVR_Pos (4U)
634#define ADC_ISR_OVR_Msk (0x1U << ADC_ISR_OVR_Pos) /*!< 0x00000010 */
635#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< Overrun flag */
636#define ADC_ISR_EOSEQ_Pos (3U)
637#define ADC_ISR_EOSEQ_Msk (0x1U << ADC_ISR_EOSEQ_Pos) /*!< 0x00000008 */
638#define ADC_ISR_EOSEQ ADC_ISR_EOSEQ_Msk /*!< End of Sequence flag */
639#define ADC_ISR_EOC_Pos (2U)
640#define ADC_ISR_EOC_Msk (0x1U << ADC_ISR_EOC_Pos) /*!< 0x00000004 */
641#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< End of Conversion */
642#define ADC_ISR_EOSMP_Pos (1U)
643#define ADC_ISR_EOSMP_Msk (0x1U << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */
644#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< End of sampling flag */
645#define ADC_ISR_ADRDY_Pos (0U)
646#define ADC_ISR_ADRDY_Msk (0x1U << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */
647#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC Ready */
648
649/* Old EOSEQ bit definition, maintained for legacy purpose */
650#define ADC_ISR_EOS ADC_ISR_EOSEQ
651
652/******************** Bits definition for ADC_IER register ******************/
653#define ADC_IER_EOCALIE_Pos (11U)
654#define ADC_IER_EOCALIE_Msk (0x1U << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */
655#define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< Enf Of Calibration interrupt enable */
656#define ADC_IER_AWDIE_Pos (7U)
657#define ADC_IER_AWDIE_Msk (0x1U << ADC_IER_AWDIE_Pos) /*!< 0x00000080 */
658#define ADC_IER_AWDIE ADC_IER_AWDIE_Msk /*!< Analog Watchdog interrupt enable */
659#define ADC_IER_OVRIE_Pos (4U)
660#define ADC_IER_OVRIE_Msk (0x1U << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */
661#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< Overrun interrupt enable */
662#define ADC_IER_EOSEQIE_Pos (3U)
663#define ADC_IER_EOSEQIE_Msk (0x1U << ADC_IER_EOSEQIE_Pos) /*!< 0x00000008 */
664#define ADC_IER_EOSEQIE ADC_IER_EOSEQIE_Msk /*!< End of Sequence of conversion interrupt enable */
665#define ADC_IER_EOCIE_Pos (2U)
666#define ADC_IER_EOCIE_Msk (0x1U << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */
667#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< End of Conversion interrupt enable */
668#define ADC_IER_EOSMPIE_Pos (1U)
669#define ADC_IER_EOSMPIE_Msk (0x1U << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */
670#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< End of sampling interrupt enable */
671#define ADC_IER_ADRDYIE_Pos (0U)
672#define ADC_IER_ADRDYIE_Msk (0x1U << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */
673#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC Ready interrupt enable */
674
675/* Old EOSEQIE bit definition, maintained for legacy purpose */
676#define ADC_IER_EOSIE ADC_IER_EOSEQIE
677
678/******************** Bits definition for ADC_CR register *******************/
679#define ADC_CR_ADCAL_Pos (31U)
680#define ADC_CR_ADCAL_Msk (0x1U << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */
681#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */
682#define ADC_CR_ADVREGEN_Pos (28U)
683#define ADC_CR_ADVREGEN_Msk (0x1U << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */
684#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC Voltage Regulator Enable */
685#define ADC_CR_ADSTP_Pos (4U)
686#define ADC_CR_ADSTP_Msk (0x1U << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */
687#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC stop of conversion command */
688#define ADC_CR_ADSTART_Pos (2U)
689#define ADC_CR_ADSTART_Msk (0x1U << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */
690#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC start of conversion */
691#define ADC_CR_ADDIS_Pos (1U)
692#define ADC_CR_ADDIS_Msk (0x1U << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */
693#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable command */
694#define ADC_CR_ADEN_Pos (0U)
695#define ADC_CR_ADEN_Msk (0x1U << ADC_CR_ADEN_Pos) /*!< 0x00000001 */
696#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable control */ /*#### TBV */
697
698/******************* Bits definition for ADC_CFGR1 register *****************/
699#define ADC_CFGR1_AWDCH_Pos (26U)
700#define ADC_CFGR1_AWDCH_Msk (0x1FU << ADC_CFGR1_AWDCH_Pos) /*!< 0x7C000000 */
701#define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits (Analog watchdog channel select bits) */
702#define ADC_CFGR1_AWDCH_0 (0x01U << ADC_CFGR1_AWDCH_Pos) /*!< 0x04000000 */
703#define ADC_CFGR1_AWDCH_1 (0x02U << ADC_CFGR1_AWDCH_Pos) /*!< 0x08000000 */
704#define ADC_CFGR1_AWDCH_2 (0x04U << ADC_CFGR1_AWDCH_Pos) /*!< 0x10000000 */
705#define ADC_CFGR1_AWDCH_3 (0x08U << ADC_CFGR1_AWDCH_Pos) /*!< 0x20000000 */
706#define ADC_CFGR1_AWDCH_4 (0x10U << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */
707#define ADC_CFGR1_AWDEN_Pos (23U)
708#define ADC_CFGR1_AWDEN_Msk (0x1U << ADC_CFGR1_AWDEN_Pos) /*!< 0x00800000 */
709#define ADC_CFGR1_AWDEN ADC_CFGR1_AWDEN_Msk /*!< Analog watchdog enable on regular channels */
710#define ADC_CFGR1_AWDSGL_Pos (22U)
711#define ADC_CFGR1_AWDSGL_Msk (0x1U << ADC_CFGR1_AWDSGL_Pos) /*!< 0x00400000 */
712#define ADC_CFGR1_AWDSGL ADC_CFGR1_AWDSGL_Msk /*!< Enable the watchdog on a single channel or on all channels */
713#define ADC_CFGR1_DISCEN_Pos (16U)
714#define ADC_CFGR1_DISCEN_Msk (0x1U << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
715#define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< Discontinuous mode on regular channels */
716#define ADC_CFGR1_AUTOFF_Pos (15U)
717#define ADC_CFGR1_AUTOFF_Msk (0x1U << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */
718#define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC auto power off */
719#define ADC_CFGR1_WAIT_Pos (14U)
720#define ADC_CFGR1_WAIT_Msk (0x1U << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */
721#define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC wait conversion mode */
722#define ADC_CFGR1_CONT_Pos (13U)
723#define ADC_CFGR1_CONT_Msk (0x1U << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */
724#define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< Continuous Conversion */
725#define ADC_CFGR1_OVRMOD_Pos (12U)
726#define ADC_CFGR1_OVRMOD_Msk (0x1U << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */
727#define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< Overrun mode */
728#define ADC_CFGR1_EXTEN_Pos (10U)
729#define ADC_CFGR1_EXTEN_Msk (0x3U << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */
730#define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< EXTEN[1:0] bits (External Trigger Conversion mode for regular channels) */
731#define ADC_CFGR1_EXTEN_0 (0x1U << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */
732#define ADC_CFGR1_EXTEN_1 (0x2U << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */
733#define ADC_CFGR1_EXTSEL_Pos (6U)
734#define ADC_CFGR1_EXTSEL_Msk (0x7U << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */
735#define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< EXTSEL[2:0] bits (External Event Select for regular group) */
736#define ADC_CFGR1_EXTSEL_0 (0x1U << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */
737#define ADC_CFGR1_EXTSEL_1 (0x2U << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */
738#define ADC_CFGR1_EXTSEL_2 (0x4U << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */
739#define ADC_CFGR1_ALIGN_Pos (5U)
740#define ADC_CFGR1_ALIGN_Msk (0x1U << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */
741#define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< Data Alignment */
742#define ADC_CFGR1_RES_Pos (3U)
743#define ADC_CFGR1_RES_Msk (0x3U << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */
744#define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< RES[1:0] bits (Resolution) */
745#define ADC_CFGR1_RES_0 (0x1U << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */
746#define ADC_CFGR1_RES_1 (0x2U << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */
747#define ADC_CFGR1_SCANDIR_Pos (2U)
748#define ADC_CFGR1_SCANDIR_Msk (0x1U << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */
749#define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< Sequence scan direction */
750#define ADC_CFGR1_DMACFG_Pos (1U)
751#define ADC_CFGR1_DMACFG_Msk (0x1U << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */
752#define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< Direct memory access configuration */
753#define ADC_CFGR1_DMAEN_Pos (0U)
754#define ADC_CFGR1_DMAEN_Msk (0x1U << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */
755#define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< Direct memory access enable */
756
757/* Old WAIT bit definition, maintained for legacy purpose */
758#define ADC_CFGR1_AUTDLY ADC_CFGR1_WAIT
759
760/******************* Bits definition for ADC_CFGR2 register *****************/
761#define ADC_CFGR2_TOVS_Pos (9U)
762#define ADC_CFGR2_TOVS_Msk (0x1U << ADC_CFGR2_TOVS_Pos) /*!< 0x80000200 */
763#define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< Triggered Oversampling */
764#define ADC_CFGR2_OVSS_Pos (5U)
765#define ADC_CFGR2_OVSS_Msk (0xFU << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */
766#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< OVSS [3:0] bits (Oversampling shift) */
767#define ADC_CFGR2_OVSS_0 (0x1U << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */
768#define ADC_CFGR2_OVSS_1 (0x2U << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */
769#define ADC_CFGR2_OVSS_2 (0x4U << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */
770#define ADC_CFGR2_OVSS_3 (0x8U << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */
771#define ADC_CFGR2_OVSR_Pos (2U)
772#define ADC_CFGR2_OVSR_Msk (0x7U << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */
773#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< OVSR [2:0] bits (Oversampling ratio) */
774#define ADC_CFGR2_OVSR_0 (0x1U << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */
775#define ADC_CFGR2_OVSR_1 (0x2U << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */
776#define ADC_CFGR2_OVSR_2 (0x4U << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */
777#define ADC_CFGR2_OVSE_Pos (0U)
778#define ADC_CFGR2_OVSE_Msk (0x1U << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */
779#define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< Oversampler Enable */
780#define ADC_CFGR2_CKMODE_Pos (30U)
781#define ADC_CFGR2_CKMODE_Msk (0x3U << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */
782#define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< CKMODE [1:0] bits (ADC clock mode) */
783#define ADC_CFGR2_CKMODE_0 (0x1U << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */
784#define ADC_CFGR2_CKMODE_1 (0x2U << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */
785
786
787/****************** Bit definition for ADC_SMPR register ********************/
788#define ADC_SMPR_SMP_Pos (0U)
789#define ADC_SMPR_SMP_Msk (0x7U << ADC_SMPR_SMP_Pos) /*!< 0x00000007 */
790#define ADC_SMPR_SMP ADC_SMPR_SMP_Msk /*!< SMPR[2:0] bits (Sampling time selection) */
791#define ADC_SMPR_SMP_0 (0x1U << ADC_SMPR_SMP_Pos) /*!< 0x00000001 */
792#define ADC_SMPR_SMP_1 (0x2U << ADC_SMPR_SMP_Pos) /*!< 0x00000002 */
793#define ADC_SMPR_SMP_2 (0x4U << ADC_SMPR_SMP_Pos) /*!< 0x00000004 */
794
795/* Legacy defines */
796#define ADC_SMPR_SMPR ADC_SMPR_SMP
797#define ADC_SMPR_SMPR_0 ADC_SMPR_SMP_0
798#define ADC_SMPR_SMPR_1 ADC_SMPR_SMP_1
799#define ADC_SMPR_SMPR_2 ADC_SMPR_SMP_2
800
801/******************* Bit definition for ADC_TR register ********************/
802#define ADC_TR_HT_Pos (16U)
803#define ADC_TR_HT_Msk (0xFFFU << ADC_TR_HT_Pos) /*!< 0x0FFF0000 */
804#define ADC_TR_HT ADC_TR_HT_Msk /*!< Analog watchdog high threshold */
805#define ADC_TR_LT_Pos (0U)
806#define ADC_TR_LT_Msk (0xFFFU << ADC_TR_LT_Pos) /*!< 0x00000FFF */
807#define ADC_TR_LT ADC_TR_LT_Msk /*!< Analog watchdog low threshold */
808
809/****************** Bit definition for ADC_CHSELR register ******************/
810#define ADC_CHSELR_CHSEL_Pos (0U)
811#define ADC_CHSELR_CHSEL_Msk (0x7FFFFU << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */
812#define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels */
813#define ADC_CHSELR_CHSEL18_Pos (18U)
814#define ADC_CHSELR_CHSEL18_Msk (0x1U << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */
815#define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< Channel 18 selection */
816#define ADC_CHSELR_CHSEL17_Pos (17U)
817#define ADC_CHSELR_CHSEL17_Msk (0x1U << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */
818#define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< Channel 17 selection */
819#define ADC_CHSELR_CHSEL15_Pos (15U)
820#define ADC_CHSELR_CHSEL15_Msk (0x1U << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */
821#define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< Channel 15 selection */
822#define ADC_CHSELR_CHSEL14_Pos (14U)
823#define ADC_CHSELR_CHSEL14_Msk (0x1U << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */
824#define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< Channel 14 selection */
825#define ADC_CHSELR_CHSEL13_Pos (13U)
826#define ADC_CHSELR_CHSEL13_Msk (0x1U << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */
827#define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< Channel 13 selection */
828#define ADC_CHSELR_CHSEL12_Pos (12U)
829#define ADC_CHSELR_CHSEL12_Msk (0x1U << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */
830#define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< Channel 12 selection */
831#define ADC_CHSELR_CHSEL11_Pos (11U)
832#define ADC_CHSELR_CHSEL11_Msk (0x1U << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */
833#define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< Channel 11 selection */
834#define ADC_CHSELR_CHSEL10_Pos (10U)
835#define ADC_CHSELR_CHSEL10_Msk (0x1U << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */
836#define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< Channel 10 selection */
837#define ADC_CHSELR_CHSEL9_Pos (9U)
838#define ADC_CHSELR_CHSEL9_Msk (0x1U << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */
839#define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< Channel 9 selection */
840#define ADC_CHSELR_CHSEL8_Pos (8U)
841#define ADC_CHSELR_CHSEL8_Msk (0x1U << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */
842#define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< Channel 8 selection */
843#define ADC_CHSELR_CHSEL7_Pos (7U)
844#define ADC_CHSELR_CHSEL7_Msk (0x1U << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */
845#define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< Channel 7 selection */
846#define ADC_CHSELR_CHSEL6_Pos (6U)
847#define ADC_CHSELR_CHSEL6_Msk (0x1U << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */
848#define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< Channel 6 selection */
849#define ADC_CHSELR_CHSEL5_Pos (5U)
850#define ADC_CHSELR_CHSEL5_Msk (0x1U << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */
851#define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< Channel 5 selection */
852#define ADC_CHSELR_CHSEL4_Pos (4U)
853#define ADC_CHSELR_CHSEL4_Msk (0x1U << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */
854#define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< Channel 4 selection */
855#define ADC_CHSELR_CHSEL3_Pos (3U)
856#define ADC_CHSELR_CHSEL3_Msk (0x1U << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */
857#define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< Channel 3 selection */
858#define ADC_CHSELR_CHSEL2_Pos (2U)
859#define ADC_CHSELR_CHSEL2_Msk (0x1U << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */
860#define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< Channel 2 selection */
861#define ADC_CHSELR_CHSEL1_Pos (1U)
862#define ADC_CHSELR_CHSEL1_Msk (0x1U << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */
863#define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< Channel 1 selection */
864#define ADC_CHSELR_CHSEL0_Pos (0U)
865#define ADC_CHSELR_CHSEL0_Msk (0x1U << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */
866#define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< Channel 0 selection */
867
868/******************** Bit definition for ADC_DR register ********************/
869#define ADC_DR_DATA_Pos (0U)
870#define ADC_DR_DATA_Msk (0xFFFFU << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */
871#define ADC_DR_DATA ADC_DR_DATA_Msk /*!< Regular data */
872
873/******************** Bit definition for ADC_CALFACT register ********************/
874#define ADC_CALFACT_CALFACT_Pos (0U)
875#define ADC_CALFACT_CALFACT_Msk (0x7FU << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */
876#define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< Calibration factor */
877
878/******************* Bit definition for ADC_CCR register ********************/
879#define ADC_CCR_LFMEN_Pos (25U)
880#define ADC_CCR_LFMEN_Msk (0x1U << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */
881#define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Low Frequency Mode enable */
882#define ADC_CCR_TSEN_Pos (23U)
883#define ADC_CCR_TSEN_Msk (0x1U << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */
884#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< Temperature sensore enable */
885#define ADC_CCR_VREFEN_Pos (22U)
886#define ADC_CCR_VREFEN_Msk (0x1U << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */
887#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< Vrefint enable */
888#define ADC_CCR_PRESC_Pos (18U)
889#define ADC_CCR_PRESC_Msk (0xFU << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */
890#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< PRESC [3:0] bits (ADC prescaler) */
891#define ADC_CCR_PRESC_0 (0x1U << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */
892#define ADC_CCR_PRESC_1 (0x2U << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */
893#define ADC_CCR_PRESC_2 (0x4U << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */
894#define ADC_CCR_PRESC_3 (0x8U << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */
895
896/******************************************************************************/
897/* */
898/* Analog Comparators (COMP) */
899/* */
900/******************************************************************************/
901/************* Bit definition for COMP_CSR register (COMP1 and COMP2) **************/
902/* COMP1 bits definition */
903#define COMP_CSR_COMP1EN_Pos (0U)
904#define COMP_CSR_COMP1EN_Msk (0x1U << COMP_CSR_COMP1EN_Pos) /*!< 0x00000001 */
905#define COMP_CSR_COMP1EN COMP_CSR_COMP1EN_Msk /*!< COMP1 enable */
906#define COMP_CSR_COMP1INNSEL_Pos (4U)
907#define COMP_CSR_COMP1INNSEL_Msk (0x3U << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000030 */
908#define COMP_CSR_COMP1INNSEL COMP_CSR_COMP1INNSEL_Msk /*!< COMP1 inverting input select */
909#define COMP_CSR_COMP1INNSEL_0 (0x1U << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000010 */
910#define COMP_CSR_COMP1INNSEL_1 (0x2U << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000020 */
911#define COMP_CSR_COMP1WM_Pos (8U)
912#define COMP_CSR_COMP1WM_Msk (0x1U << COMP_CSR_COMP1WM_Pos) /*!< 0x00000100 */
913#define COMP_CSR_COMP1WM COMP_CSR_COMP1WM_Msk /*!< Comparators window mode enable */
914#define COMP_CSR_COMP1LPTIM1IN1_Pos (12U)
915#define COMP_CSR_COMP1LPTIM1IN1_Msk (0x1U << COMP_CSR_COMP1LPTIM1IN1_Pos) /*!< 0x00001000 */
916#define COMP_CSR_COMP1LPTIM1IN1 COMP_CSR_COMP1LPTIM1IN1_Msk /*!< COMP1 LPTIM1 IN1 connection */
917#define COMP_CSR_COMP1POLARITY_Pos (15U)
918#define COMP_CSR_COMP1POLARITY_Msk (0x1U << COMP_CSR_COMP1POLARITY_Pos) /*!< 0x00008000 */
919#define COMP_CSR_COMP1POLARITY COMP_CSR_COMP1POLARITY_Msk /*!< COMP1 output polarity */
920#define COMP_CSR_COMP1VALUE_Pos (30U)
921#define COMP_CSR_COMP1VALUE_Msk (0x1U << COMP_CSR_COMP1VALUE_Pos) /*!< 0x40000000 */
922#define COMP_CSR_COMP1VALUE COMP_CSR_COMP1VALUE_Msk /*!< COMP1 output level */
923#define COMP_CSR_COMP1LOCK_Pos (31U)
924#define COMP_CSR_COMP1LOCK_Msk (0x1U << COMP_CSR_COMP1LOCK_Pos) /*!< 0x80000000 */
925#define COMP_CSR_COMP1LOCK COMP_CSR_COMP1LOCK_Msk /*!< COMP1 lock */
926/* COMP2 bits definition */
927#define COMP_CSR_COMP2EN_Pos (0U)
928#define COMP_CSR_COMP2EN_Msk (0x1U << COMP_CSR_COMP2EN_Pos) /*!< 0x00000001 */
929#define COMP_CSR_COMP2EN COMP_CSR_COMP2EN_Msk /*!< COMP2 enable */
930#define COMP_CSR_COMP2SPEED_Pos (3U)
931#define COMP_CSR_COMP2SPEED_Msk (0x1U << COMP_CSR_COMP2SPEED_Pos) /*!< 0x00000008 */
932#define COMP_CSR_COMP2SPEED COMP_CSR_COMP2SPEED_Msk /*!< COMP2 power mode */
933#define COMP_CSR_COMP2INNSEL_Pos (4U)
934#define COMP_CSR_COMP2INNSEL_Msk (0x7U << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000070 */
935#define COMP_CSR_COMP2INNSEL COMP_CSR_COMP2INNSEL_Msk /*!< COMP2 inverting input select */
936#define COMP_CSR_COMP2INNSEL_0 (0x1U << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000010 */
937#define COMP_CSR_COMP2INNSEL_1 (0x2U << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000020 */
938#define COMP_CSR_COMP2INNSEL_2 (0x4U << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000040 */
939#define COMP_CSR_COMP2INPSEL_Pos (8U)
940#define COMP_CSR_COMP2INPSEL_Msk (0x7U << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000700 */
941#define COMP_CSR_COMP2INPSEL COMP_CSR_COMP2INPSEL_Msk /*!< COMPx non inverting input select */
942#define COMP_CSR_COMP2INPSEL_0 (0x1U << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000100 */
943#define COMP_CSR_COMP2INPSEL_1 (0x2U << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000200 */
944#define COMP_CSR_COMP2INPSEL_2 (0x4U << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000400 */
945#define COMP_CSR_COMP2LPTIM1IN2_Pos (12U)
946#define COMP_CSR_COMP2LPTIM1IN2_Msk (0x1U << COMP_CSR_COMP2LPTIM1IN2_Pos) /*!< 0x00001000 */
947#define COMP_CSR_COMP2LPTIM1IN2 COMP_CSR_COMP2LPTIM1IN2_Msk /*!< COMP2 LPTIM1 IN2 connection */
948#define COMP_CSR_COMP2LPTIM1IN1_Pos (13U)
949#define COMP_CSR_COMP2LPTIM1IN1_Msk (0x1U << COMP_CSR_COMP2LPTIM1IN1_Pos) /*!< 0x00002000 */
950#define COMP_CSR_COMP2LPTIM1IN1 COMP_CSR_COMP2LPTIM1IN1_Msk /*!< COMP2 LPTIM1 IN1 connection */
951#define COMP_CSR_COMP2POLARITY_Pos (15U)
952#define COMP_CSR_COMP2POLARITY_Msk (0x1U << COMP_CSR_COMP2POLARITY_Pos) /*!< 0x00008000 */
953#define COMP_CSR_COMP2POLARITY COMP_CSR_COMP2POLARITY_Msk /*!< COMP2 output polarity */
954#define COMP_CSR_COMP2VALUE_Pos (30U)
955#define COMP_CSR_COMP2VALUE_Msk (0x1U << COMP_CSR_COMP2VALUE_Pos) /*!< 0x40000000 */
956#define COMP_CSR_COMP2VALUE COMP_CSR_COMP2VALUE_Msk /*!< COMP2 output level */
957#define COMP_CSR_COMP2LOCK_Pos (31U)
958#define COMP_CSR_COMP2LOCK_Msk (0x1U << COMP_CSR_COMP2LOCK_Pos) /*!< 0x80000000 */
959#define COMP_CSR_COMP2LOCK COMP_CSR_COMP2LOCK_Msk /*!< COMP2 lock */
960
961/********************** Bit definition for COMP_CSR register common ****************/
962#define COMP_CSR_COMPxEN_Pos (0U)
963#define COMP_CSR_COMPxEN_Msk (0x1U << COMP_CSR_COMPxEN_Pos) /*!< 0x00000001 */
964#define COMP_CSR_COMPxEN COMP_CSR_COMPxEN_Msk /*!< COMPx enable */
965#define COMP_CSR_COMPxPOLARITY_Pos (15U)
966#define COMP_CSR_COMPxPOLARITY_Msk (0x1U << COMP_CSR_COMPxPOLARITY_Pos) /*!< 0x00008000 */
967#define COMP_CSR_COMPxPOLARITY COMP_CSR_COMPxPOLARITY_Msk /*!< COMPx output polarity */
968#define COMP_CSR_COMPxOUTVALUE_Pos (30U)
969#define COMP_CSR_COMPxOUTVALUE_Msk (0x1U << COMP_CSR_COMPxOUTVALUE_Pos) /*!< 0x40000000 */
970#define COMP_CSR_COMPxOUTVALUE COMP_CSR_COMPxOUTVALUE_Msk /*!< COMPx output level */
971#define COMP_CSR_COMPxLOCK_Pos (31U)
972#define COMP_CSR_COMPxLOCK_Msk (0x1U << COMP_CSR_COMPxLOCK_Pos) /*!< 0x80000000 */
973#define COMP_CSR_COMPxLOCK COMP_CSR_COMPxLOCK_Msk /*!< COMPx lock */
974
975/* Reference defines */
976#define COMP_CSR_WINMODE COMP_CSR_COMP1WM /*!< Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
977
978/******************************************************************************/
979/* */
980/* CRC calculation unit (CRC) */
981/* */
982/******************************************************************************/
983/******************* Bit definition for CRC_DR register *********************/
984#define CRC_DR_DR_Pos (0U)
985#define CRC_DR_DR_Msk (0xFFFFFFFFU << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
986#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
987
988/******************* Bit definition for CRC_IDR register ********************/
989#define CRC_IDR_IDR ((uint8_t)0xFFU) /*!< General-purpose 8-bit data register bits */
990
991/******************** Bit definition for CRC_CR register ********************/
992#define CRC_CR_RESET_Pos (0U)
993#define CRC_CR_RESET_Msk (0x1U << CRC_CR_RESET_Pos) /*!< 0x00000001 */
994#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */
995#define CRC_CR_POLYSIZE_Pos (3U)
996#define CRC_CR_POLYSIZE_Msk (0x3U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */
997#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */
998#define CRC_CR_POLYSIZE_0 (0x1U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */
999#define CRC_CR_POLYSIZE_1 (0x2U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */
1000#define CRC_CR_REV_IN_Pos (5U)
1001#define CRC_CR_REV_IN_Msk (0x3U << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */
1002#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */
1003#define CRC_CR_REV_IN_0 (0x1U << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */
1004#define CRC_CR_REV_IN_1 (0x2U << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */
1005#define CRC_CR_REV_OUT_Pos (7U)
1006#define CRC_CR_REV_OUT_Msk (0x1U << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */
1007#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */
1008
1009/******************* Bit definition for CRC_INIT register *******************/
1010#define CRC_INIT_INIT_Pos (0U)
1011#define CRC_INIT_INIT_Msk (0xFFFFFFFFU << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */
1012#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */
1013
1014/******************* Bit definition for CRC_POL register ********************/
1015#define CRC_POL_POL_Pos (0U)
1016#define CRC_POL_POL_Msk (0xFFFFFFFFU << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */
1017#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */
1018
1019/******************************************************************************/
1020/* */
1021/* Debug MCU (DBGMCU) */
1022/* */
1023/******************************************************************************/
1024
1025/**************** Bit definition for DBGMCU_IDCODE register *****************/
1026#define DBGMCU_IDCODE_DEV_ID_Pos (0U)
1027#define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
1028#define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk /*!< Device Identifier */
1029
1030#define DBGMCU_IDCODE_REV_ID_Pos (16U)
1031#define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFU << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
1032#define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk /*!< REV_ID[15:0] bits (Revision Identifier) */
1033#define DBGMCU_IDCODE_REV_ID_0 (0x0001U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00010000 */
1034#define DBGMCU_IDCODE_REV_ID_1 (0x0002U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00020000 */
1035#define DBGMCU_IDCODE_REV_ID_2 (0x0004U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00040000 */
1036#define DBGMCU_IDCODE_REV_ID_3 (0x0008U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00080000 */
1037#define DBGMCU_IDCODE_REV_ID_4 (0x0010U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00100000 */
1038#define DBGMCU_IDCODE_REV_ID_5 (0x0020U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00200000 */
1039#define DBGMCU_IDCODE_REV_ID_6 (0x0040U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00400000 */
1040#define DBGMCU_IDCODE_REV_ID_7 (0x0080U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00800000 */
1041#define DBGMCU_IDCODE_REV_ID_8 (0x0100U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x01000000 */
1042#define DBGMCU_IDCODE_REV_ID_9 (0x0200U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x02000000 */
1043#define DBGMCU_IDCODE_REV_ID_10 (0x0400U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x04000000 */
1044#define DBGMCU_IDCODE_REV_ID_11 (0x0800U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x08000000 */
1045#define DBGMCU_IDCODE_REV_ID_12 (0x1000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x10000000 */
1046#define DBGMCU_IDCODE_REV_ID_13 (0x2000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x20000000 */
1047#define DBGMCU_IDCODE_REV_ID_14 (0x4000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x40000000 */
1048#define DBGMCU_IDCODE_REV_ID_15 (0x8000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x80000000 */
1049
1050/****************** Bit definition for DBGMCU_CR register *******************/
1051#define DBGMCU_CR_DBG_Pos (0U)
1052#define DBGMCU_CR_DBG_Msk (0x7U << DBGMCU_CR_DBG_Pos) /*!< 0x00000007 */
1053#define DBGMCU_CR_DBG DBGMCU_CR_DBG_Msk /*!< Debug mode mask */
1054#define DBGMCU_CR_DBG_SLEEP_Pos (0U)
1055#define DBGMCU_CR_DBG_SLEEP_Msk (0x1U << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
1056#define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk /*!< Debug Sleep Mode */
1057#define DBGMCU_CR_DBG_STOP_Pos (1U)
1058#define DBGMCU_CR_DBG_STOP_Msk (0x1U << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
1059#define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk /*!< Debug Stop Mode */
1060#define DBGMCU_CR_DBG_STANDBY_Pos (2U)
1061#define DBGMCU_CR_DBG_STANDBY_Msk (0x1U << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
1062#define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk /*!< Debug Standby mode */
1063
1064/****************** Bit definition for DBGMCU_APB1_FZ register **************/
1065#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)
1066#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
1067#define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk /*!< TIM2 counter stopped when core is halted */
1068#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)
1069#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */
1070#define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk /*!< RTC Calendar frozen when core is halted */
1071#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)
1072#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
1073#define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk /*!< Debug Window Watchdog stopped when Core is halted */
1074#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)
1075#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
1076#define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk /*!< Debug Independent Watchdog stopped when Core is halted */
1077#define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos (21U)
1078#define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos) /*!< 0x00200000 */
1079#define DBGMCU_APB1_FZ_DBG_I2C1_STOP DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk /*!< I2C1 SMBUS timeout mode stopped when Core is halted */
1080#define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos (31U)
1081#define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos) /*!< 0x80000000 */
1082#define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk /*!< LPTIM1 counter stopped when core is halted */
1083/****************** Bit definition for DBGMCU_APB2_FZ register **************/
1084#define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos (5U)
1085#define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos) /*!< 0x00000020 */
1086#define DBGMCU_APB2_FZ_DBG_TIM22_STOP DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk /*!< TIM22 counter stopped when core is halted */
1087#define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos (2U)
1088#define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos) /*!< 0x00000004 */
1089#define DBGMCU_APB2_FZ_DBG_TIM21_STOP DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk /*!< TIM21 counter stopped when core is halted */
1090
1091/******************************************************************************/
1092/* */
1093/* DMA Controller (DMA) */
1094/* */
1095/******************************************************************************/
1096
1097/******************* Bit definition for DMA_ISR register ********************/
1098#define DMA_ISR_GIF1_Pos (0U)
1099#define DMA_ISR_GIF1_Msk (0x1U << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
1100#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */
1101#define DMA_ISR_TCIF1_Pos (1U)
1102#define DMA_ISR_TCIF1_Msk (0x1U << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */
1103#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */
1104#define DMA_ISR_HTIF1_Pos (2U)
1105#define DMA_ISR_HTIF1_Msk (0x1U << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */
1106#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */
1107#define DMA_ISR_TEIF1_Pos (3U)
1108#define DMA_ISR_TEIF1_Msk (0x1U << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */
1109#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */
1110#define DMA_ISR_GIF2_Pos (4U)
1111#define DMA_ISR_GIF2_Msk (0x1U << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */
1112#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */
1113#define DMA_ISR_TCIF2_Pos (5U)
1114#define DMA_ISR_TCIF2_Msk (0x1U << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */
1115#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */
1116#define DMA_ISR_HTIF2_Pos (6U)
1117#define DMA_ISR_HTIF2_Msk (0x1U << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */
1118#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */
1119#define DMA_ISR_TEIF2_Pos (7U)
1120#define DMA_ISR_TEIF2_Msk (0x1U << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */
1121#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */
1122#define DMA_ISR_GIF3_Pos (8U)
1123#define DMA_ISR_GIF3_Msk (0x1U << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */
1124#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */
1125#define DMA_ISR_TCIF3_Pos (9U)
1126#define DMA_ISR_TCIF3_Msk (0x1U << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */
1127#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */
1128#define DMA_ISR_HTIF3_Pos (10U)
1129#define DMA_ISR_HTIF3_Msk (0x1U << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */
1130#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */
1131#define DMA_ISR_TEIF3_Pos (11U)
1132#define DMA_ISR_TEIF3_Msk (0x1U << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */
1133#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */
1134#define DMA_ISR_GIF4_Pos (12U)
1135#define DMA_ISR_GIF4_Msk (0x1U << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */
1136#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */
1137#define DMA_ISR_TCIF4_Pos (13U)
1138#define DMA_ISR_TCIF4_Msk (0x1U << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */
1139#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */
1140#define DMA_ISR_HTIF4_Pos (14U)
1141#define DMA_ISR_HTIF4_Msk (0x1U << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */
1142#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */
1143#define DMA_ISR_TEIF4_Pos (15U)
1144#define DMA_ISR_TEIF4_Msk (0x1U << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */
1145#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */
1146#define DMA_ISR_GIF5_Pos (16U)
1147#define DMA_ISR_GIF5_Msk (0x1U << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */
1148#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */
1149#define DMA_ISR_TCIF5_Pos (17U)
1150#define DMA_ISR_TCIF5_Msk (0x1U << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */
1151#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */
1152#define DMA_ISR_HTIF5_Pos (18U)
1153#define DMA_ISR_HTIF5_Msk (0x1U << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */
1154#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */
1155#define DMA_ISR_TEIF5_Pos (19U)
1156#define DMA_ISR_TEIF5_Msk (0x1U << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */
1157#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */
1158#define DMA_ISR_GIF6_Pos (20U)
1159#define DMA_ISR_GIF6_Msk (0x1U << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */
1160#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */
1161#define DMA_ISR_TCIF6_Pos (21U)
1162#define DMA_ISR_TCIF6_Msk (0x1U << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */
1163#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */
1164#define DMA_ISR_HTIF6_Pos (22U)
1165#define DMA_ISR_HTIF6_Msk (0x1U << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */
1166#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */
1167#define DMA_ISR_TEIF6_Pos (23U)
1168#define DMA_ISR_TEIF6_Msk (0x1U << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */
1169#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */
1170#define DMA_ISR_GIF7_Pos (24U)
1171#define DMA_ISR_GIF7_Msk (0x1U << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */
1172#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */
1173#define DMA_ISR_TCIF7_Pos (25U)
1174#define DMA_ISR_TCIF7_Msk (0x1U << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */
1175#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */
1176#define DMA_ISR_HTIF7_Pos (26U)
1177#define DMA_ISR_HTIF7_Msk (0x1U << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */
1178#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */
1179#define DMA_ISR_TEIF7_Pos (27U)
1180#define DMA_ISR_TEIF7_Msk (0x1U << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */
1181#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */
1182
1183/******************* Bit definition for DMA_IFCR register *******************/
1184#define DMA_IFCR_CGIF1_Pos (0U)
1185#define DMA_IFCR_CGIF1_Msk (0x1U << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */
1186#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */
1187#define DMA_IFCR_CTCIF1_Pos (1U)
1188#define DMA_IFCR_CTCIF1_Msk (0x1U << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */
1189#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */
1190#define DMA_IFCR_CHTIF1_Pos (2U)
1191#define DMA_IFCR_CHTIF1_Msk (0x1U << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */
1192#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */
1193#define DMA_IFCR_CTEIF1_Pos (3U)
1194#define DMA_IFCR_CTEIF1_Msk (0x1U << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */
1195#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */
1196#define DMA_IFCR_CGIF2_Pos (4U)
1197#define DMA_IFCR_CGIF2_Msk (0x1U << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */
1198#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */
1199#define DMA_IFCR_CTCIF2_Pos (5U)
1200#define DMA_IFCR_CTCIF2_Msk (0x1U << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */
1201#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */
1202#define DMA_IFCR_CHTIF2_Pos (6U)
1203#define DMA_IFCR_CHTIF2_Msk (0x1U << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */
1204#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */
1205#define DMA_IFCR_CTEIF2_Pos (7U)
1206#define DMA_IFCR_CTEIF2_Msk (0x1U << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1207#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */
1208#define DMA_IFCR_CGIF3_Pos (8U)
1209#define DMA_IFCR_CGIF3_Msk (0x1U << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */
1210#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */
1211#define DMA_IFCR_CTCIF3_Pos (9U)
1212#define DMA_IFCR_CTCIF3_Msk (0x1U << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1213#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */
1214#define DMA_IFCR_CHTIF3_Pos (10U)
1215#define DMA_IFCR_CHTIF3_Msk (0x1U << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */
1216#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */
1217#define DMA_IFCR_CTEIF3_Pos (11U)
1218#define DMA_IFCR_CTEIF3_Msk (0x1U << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */
1219#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */
1220#define DMA_IFCR_CGIF4_Pos (12U)
1221#define DMA_IFCR_CGIF4_Msk (0x1U << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */
1222#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */
1223#define DMA_IFCR_CTCIF4_Pos (13U)
1224#define DMA_IFCR_CTCIF4_Msk (0x1U << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1225#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */
1226#define DMA_IFCR_CHTIF4_Pos (14U)
1227#define DMA_IFCR_CHTIF4_Msk (0x1U << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */
1228#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */
1229#define DMA_IFCR_CTEIF4_Pos (15U)
1230#define DMA_IFCR_CTEIF4_Msk (0x1U << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */
1231#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */
1232#define DMA_IFCR_CGIF5_Pos (16U)
1233#define DMA_IFCR_CGIF5_Msk (0x1U << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */
1234#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */
1235#define DMA_IFCR_CTCIF5_Pos (17U)
1236#define DMA_IFCR_CTCIF5_Msk (0x1U << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */
1237#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */
1238#define DMA_IFCR_CHTIF5_Pos (18U)
1239#define DMA_IFCR_CHTIF5_Msk (0x1U << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1240#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */
1241#define DMA_IFCR_CTEIF5_Pos (19U)
1242#define DMA_IFCR_CTEIF5_Msk (0x1U << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1243#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */
1244#define DMA_IFCR_CGIF6_Pos (20U)
1245#define DMA_IFCR_CGIF6_Msk (0x1U << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */
1246#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */
1247#define DMA_IFCR_CTCIF6_Pos (21U)
1248#define DMA_IFCR_CTCIF6_Msk (0x1U << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */
1249#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */
1250#define DMA_IFCR_CHTIF6_Pos (22U)
1251#define DMA_IFCR_CHTIF6_Msk (0x1U << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */
1252#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */
1253#define DMA_IFCR_CTEIF6_Pos (23U)
1254#define DMA_IFCR_CTEIF6_Msk (0x1U << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */
1255#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */
1256#define DMA_IFCR_CGIF7_Pos (24U)
1257#define DMA_IFCR_CGIF7_Msk (0x1U << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */
1258#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */
1259#define DMA_IFCR_CTCIF7_Pos (25U)
1260#define DMA_IFCR_CTCIF7_Msk (0x1U << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */
1261#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */
1262#define DMA_IFCR_CHTIF7_Pos (26U)
1263#define DMA_IFCR_CHTIF7_Msk (0x1U << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */
1264#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */
1265#define DMA_IFCR_CTEIF7_Pos (27U)
1266#define DMA_IFCR_CTEIF7_Msk (0x1U << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */
1267#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */
1268
1269/******************* Bit definition for DMA_CCR register ********************/
1270#define DMA_CCR_EN_Pos (0U)
1271#define DMA_CCR_EN_Msk (0x1U << DMA_CCR_EN_Pos) /*!< 0x00000001 */
1272#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */
1273#define DMA_CCR_TCIE_Pos (1U)
1274#define DMA_CCR_TCIE_Msk (0x1U << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */
1275#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */
1276#define DMA_CCR_HTIE_Pos (2U)
1277#define DMA_CCR_HTIE_Msk (0x1U << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
1278#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */
1279#define DMA_CCR_TEIE_Pos (3U)
1280#define DMA_CCR_TEIE_Msk (0x1U << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */
1281#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */
1282#define DMA_CCR_DIR_Pos (4U)
1283#define DMA_CCR_DIR_Msk (0x1U << DMA_CCR_DIR_Pos) /*!< 0x00000010 */
1284#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */
1285#define DMA_CCR_CIRC_Pos (5U)
1286#define DMA_CCR_CIRC_Msk (0x1U << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */
1287#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */
1288#define DMA_CCR_PINC_Pos (6U)
1289#define DMA_CCR_PINC_Msk (0x1U << DMA_CCR_PINC_Pos) /*!< 0x00000040 */
1290#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */
1291#define DMA_CCR_MINC_Pos (7U)
1292#define DMA_CCR_MINC_Msk (0x1U << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
1293#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */
1294
1295#define DMA_CCR_PSIZE_Pos (8U)
1296#define DMA_CCR_PSIZE_Msk (0x3U << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */
1297#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */
1298#define DMA_CCR_PSIZE_0 (0x1U << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */
1299#define DMA_CCR_PSIZE_1 (0x2U << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */
1300
1301#define DMA_CCR_MSIZE_Pos (10U)
1302#define DMA_CCR_MSIZE_Msk (0x3U << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */
1303#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */
1304#define DMA_CCR_MSIZE_0 (0x1U << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */
1305#define DMA_CCR_MSIZE_1 (0x2U << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */
1306
1307#define DMA_CCR_PL_Pos (12U)
1308#define DMA_CCR_PL_Msk (0x3U << DMA_CCR_PL_Pos) /*!< 0x00003000 */
1309#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/
1310#define DMA_CCR_PL_0 (0x1U << DMA_CCR_PL_Pos) /*!< 0x00001000 */
1311#define DMA_CCR_PL_1 (0x2U << DMA_CCR_PL_Pos) /*!< 0x00002000 */
1312
1313#define DMA_CCR_MEM2MEM_Pos (14U)
1314#define DMA_CCR_MEM2MEM_Msk (0x1U << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */
1315#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */
1316
1317/****************** Bit definition for DMA_CNDTR register *******************/
1318#define DMA_CNDTR_NDT_Pos (0U)
1319#define DMA_CNDTR_NDT_Msk (0xFFFFU << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */
1320#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */
1321
1322/****************** Bit definition for DMA_CPAR register ********************/
1323#define DMA_CPAR_PA_Pos (0U)
1324#define DMA_CPAR_PA_Msk (0xFFFFFFFFU << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */
1325#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */
1326
1327/****************** Bit definition for DMA_CMAR register ********************/
1328#define DMA_CMAR_MA_Pos (0U)
1329#define DMA_CMAR_MA_Msk (0xFFFFFFFFU << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */
1330#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */
1331
1332
1333/******************* Bit definition for DMA_CSELR register *******************/
1334#define DMA_CSELR_C1S_Pos (0U)
1335#define DMA_CSELR_C1S_Msk (0xFU << DMA_CSELR_C1S_Pos) /*!< 0x0000000F */
1336#define DMA_CSELR_C1S DMA_CSELR_C1S_Msk /*!< Channel 1 Selection */
1337#define DMA_CSELR_C2S_Pos (4U)
1338#define DMA_CSELR_C2S_Msk (0xFU << DMA_CSELR_C2S_Pos) /*!< 0x000000F0 */
1339#define DMA_CSELR_C2S DMA_CSELR_C2S_Msk /*!< Channel 2 Selection */
1340#define DMA_CSELR_C3S_Pos (8U)
1341#define DMA_CSELR_C3S_Msk (0xFU << DMA_CSELR_C3S_Pos) /*!< 0x00000F00 */
1342#define DMA_CSELR_C3S DMA_CSELR_C3S_Msk /*!< Channel 3 Selection */
1343#define DMA_CSELR_C4S_Pos (12U)
1344#define DMA_CSELR_C4S_Msk (0xFU << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
1345#define DMA_CSELR_C4S DMA_CSELR_C4S_Msk /*!< Channel 4 Selection */
1346#define DMA_CSELR_C5S_Pos (16U)
1347#define DMA_CSELR_C5S_Msk (0xFU << DMA_CSELR_C5S_Pos) /*!< 0x000F0000 */
1348#define DMA_CSELR_C5S DMA_CSELR_C5S_Msk /*!< Channel 5 Selection */
1349#define DMA_CSELR_C6S_Pos (20U)
1350#define DMA_CSELR_C6S_Msk (0xFU << DMA_CSELR_C6S_Pos) /*!< 0x00F00000 */
1351#define DMA_CSELR_C6S DMA_CSELR_C6S_Msk /*!< Channel 6 Selection */
1352#define DMA_CSELR_C7S_Pos (24U)
1353#define DMA_CSELR_C7S_Msk (0xFU << DMA_CSELR_C7S_Pos) /*!< 0x0F000000 */
1354#define DMA_CSELR_C7S DMA_CSELR_C7S_Msk /*!< Channel 7 Selection */
1355
1356/******************************************************************************/
1357/* */
1358/* External Interrupt/Event Controller (EXTI) */
1359/* */
1360/******************************************************************************/
1361
1362/******************* Bit definition for EXTI_IMR register *******************/
1363#define EXTI_IMR_IM0_Pos (0U)
1364#define EXTI_IMR_IM0_Msk (0x1U << EXTI_IMR_IM0_Pos) /*!< 0x00000001 */
1365#define EXTI_IMR_IM0 EXTI_IMR_IM0_Msk /*!< Interrupt Mask on line 0 */
1366#define EXTI_IMR_IM1_Pos (1U)
1367#define EXTI_IMR_IM1_Msk (0x1U << EXTI_IMR_IM1_Pos) /*!< 0x00000002 */
1368#define EXTI_IMR_IM1 EXTI_IMR_IM1_Msk /*!< Interrupt Mask on line 1 */
1369#define EXTI_IMR_IM2_Pos (2U)
1370#define EXTI_IMR_IM2_Msk (0x1U << EXTI_IMR_IM2_Pos) /*!< 0x00000004 */
1371#define EXTI_IMR_IM2 EXTI_IMR_IM2_Msk /*!< Interrupt Mask on line 2 */
1372#define EXTI_IMR_IM3_Pos (3U)
1373#define EXTI_IMR_IM3_Msk (0x1U << EXTI_IMR_IM3_Pos) /*!< 0x00000008 */
1374#define EXTI_IMR_IM3 EXTI_IMR_IM3_Msk /*!< Interrupt Mask on line 3 */
1375#define EXTI_IMR_IM4_Pos (4U)
1376#define EXTI_IMR_IM4_Msk (0x1U << EXTI_IMR_IM4_Pos) /*!< 0x00000010 */
1377#define EXTI_IMR_IM4 EXTI_IMR_IM4_Msk /*!< Interrupt Mask on line 4 */
1378#define EXTI_IMR_IM5_Pos (5U)
1379#define EXTI_IMR_IM5_Msk (0x1U << EXTI_IMR_IM5_Pos) /*!< 0x00000020 */
1380#define EXTI_IMR_IM5 EXTI_IMR_IM5_Msk /*!< Interrupt Mask on line 5 */
1381#define EXTI_IMR_IM6_Pos (6U)
1382#define EXTI_IMR_IM6_Msk (0x1U << EXTI_IMR_IM6_Pos) /*!< 0x00000040 */
1383#define EXTI_IMR_IM6 EXTI_IMR_IM6_Msk /*!< Interrupt Mask on line 6 */
1384#define EXTI_IMR_IM7_Pos (7U)
1385#define EXTI_IMR_IM7_Msk (0x1U << EXTI_IMR_IM7_Pos) /*!< 0x00000080 */
1386#define EXTI_IMR_IM7 EXTI_IMR_IM7_Msk /*!< Interrupt Mask on line 7 */
1387#define EXTI_IMR_IM8_Pos (8U)
1388#define EXTI_IMR_IM8_Msk (0x1U << EXTI_IMR_IM8_Pos) /*!< 0x00000100 */
1389#define EXTI_IMR_IM8 EXTI_IMR_IM8_Msk /*!< Interrupt Mask on line 8 */
1390#define EXTI_IMR_IM9_Pos (9U)
1391#define EXTI_IMR_IM9_Msk (0x1U << EXTI_IMR_IM9_Pos) /*!< 0x00000200 */
1392#define EXTI_IMR_IM9 EXTI_IMR_IM9_Msk /*!< Interrupt Mask on line 9 */
1393#define EXTI_IMR_IM10_Pos (10U)
1394#define EXTI_IMR_IM10_Msk (0x1U << EXTI_IMR_IM10_Pos) /*!< 0x00000400 */
1395#define EXTI_IMR_IM10 EXTI_IMR_IM10_Msk /*!< Interrupt Mask on line 10 */
1396#define EXTI_IMR_IM11_Pos (11U)
1397#define EXTI_IMR_IM11_Msk (0x1U << EXTI_IMR_IM11_Pos) /*!< 0x00000800 */
1398#define EXTI_IMR_IM11 EXTI_IMR_IM11_Msk /*!< Interrupt Mask on line 11 */
1399#define EXTI_IMR_IM12_Pos (12U)
1400#define EXTI_IMR_IM12_Msk (0x1U << EXTI_IMR_IM12_Pos) /*!< 0x00001000 */
1401#define EXTI_IMR_IM12 EXTI_IMR_IM12_Msk /*!< Interrupt Mask on line 12 */
1402#define EXTI_IMR_IM13_Pos (13U)
1403#define EXTI_IMR_IM13_Msk (0x1U << EXTI_IMR_IM13_Pos) /*!< 0x00002000 */
1404#define EXTI_IMR_IM13 EXTI_IMR_IM13_Msk /*!< Interrupt Mask on line 13 */
1405#define EXTI_IMR_IM14_Pos (14U)
1406#define EXTI_IMR_IM14_Msk (0x1U << EXTI_IMR_IM14_Pos) /*!< 0x00004000 */
1407#define EXTI_IMR_IM14 EXTI_IMR_IM14_Msk /*!< Interrupt Mask on line 14 */
1408#define EXTI_IMR_IM15_Pos (15U)
1409#define EXTI_IMR_IM15_Msk (0x1U << EXTI_IMR_IM15_Pos) /*!< 0x00008000 */
1410#define EXTI_IMR_IM15 EXTI_IMR_IM15_Msk /*!< Interrupt Mask on line 15 */
1411#define EXTI_IMR_IM16_Pos (16U)
1412#define EXTI_IMR_IM16_Msk (0x1U << EXTI_IMR_IM16_Pos) /*!< 0x00010000 */
1413#define EXTI_IMR_IM16 EXTI_IMR_IM16_Msk /*!< Interrupt Mask on line 16 */
1414#define EXTI_IMR_IM17_Pos (17U)
1415#define EXTI_IMR_IM17_Msk (0x1U << EXTI_IMR_IM17_Pos) /*!< 0x00020000 */
1416#define EXTI_IMR_IM17 EXTI_IMR_IM17_Msk /*!< Interrupt Mask on line 17 */
1417#define EXTI_IMR_IM18_Pos (18U)
1418#define EXTI_IMR_IM18_Msk (0x1U << EXTI_IMR_IM18_Pos) /*!< 0x00040000 */
1419#define EXTI_IMR_IM18 EXTI_IMR_IM18_Msk /*!< Interrupt Mask on line 18 */
1420#define EXTI_IMR_IM19_Pos (19U)
1421#define EXTI_IMR_IM19_Msk (0x1U << EXTI_IMR_IM19_Pos) /*!< 0x00080000 */
1422#define EXTI_IMR_IM19 EXTI_IMR_IM19_Msk /*!< Interrupt Mask on line 19 */
1423#define EXTI_IMR_IM20_Pos (20U)
1424#define EXTI_IMR_IM20_Msk (0x1U << EXTI_IMR_IM20_Pos) /*!< 0x00100000 */
1425#define EXTI_IMR_IM20 EXTI_IMR_IM20_Msk /*!< Interrupt Mask on line 20 */
1426#define EXTI_IMR_IM21_Pos (21U)
1427#define EXTI_IMR_IM21_Msk (0x1U << EXTI_IMR_IM21_Pos) /*!< 0x00200000 */
1428#define EXTI_IMR_IM21 EXTI_IMR_IM21_Msk /*!< Interrupt Mask on line 21 */
1429#define EXTI_IMR_IM22_Pos (22U)
1430#define EXTI_IMR_IM22_Msk (0x1U << EXTI_IMR_IM22_Pos) /*!< 0x00400000 */
1431#define EXTI_IMR_IM22 EXTI_IMR_IM22_Msk /*!< Interrupt Mask on line 22 */
1432#define EXTI_IMR_IM23_Pos (23U)
1433#define EXTI_IMR_IM23_Msk (0x1U << EXTI_IMR_IM23_Pos) /*!< 0x00800000 */
1434#define EXTI_IMR_IM23 EXTI_IMR_IM23_Msk /*!< Interrupt Mask on line 23 */
1435#define EXTI_IMR_IM25_Pos (25U)
1436#define EXTI_IMR_IM25_Msk (0x1U << EXTI_IMR_IM25_Pos) /*!< 0x02000000 */
1437#define EXTI_IMR_IM25 EXTI_IMR_IM25_Msk /*!< Interrupt Mask on line 25 */
1438#define EXTI_IMR_IM26_Pos (26U)
1439#define EXTI_IMR_IM26_Msk (0x1U << EXTI_IMR_IM26_Pos) /*!< 0x04000000 */
1440#define EXTI_IMR_IM26 EXTI_IMR_IM26_Msk /*!< Interrupt Mask on line 26 */
1441#define EXTI_IMR_IM28_Pos (28U)
1442#define EXTI_IMR_IM28_Msk (0x1U << EXTI_IMR_IM28_Pos) /*!< 0x10000000 */
1443#define EXTI_IMR_IM28 EXTI_IMR_IM28_Msk /*!< Interrupt Mask on line 28 */
1444#define EXTI_IMR_IM29_Pos (29U)
1445#define EXTI_IMR_IM29_Msk (0x1U << EXTI_IMR_IM29_Pos) /*!< 0x20000000 */
1446#define EXTI_IMR_IM29 EXTI_IMR_IM29_Msk /*!< Interrupt Mask on line 29 */
1447
1448#define EXTI_IMR_IM_Pos (0U)
1449#define EXTI_IMR_IM_Msk (0x36FFFFFFU << EXTI_IMR_IM_Pos) /*!< 0x36FFFFFF */
1450#define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */
1451
1452/****************** Bit definition for EXTI_EMR register ********************/
1453#define EXTI_EMR_EM0_Pos (0U)
1454#define EXTI_EMR_EM0_Msk (0x1U << EXTI_EMR_EM0_Pos) /*!< 0x00000001 */
1455#define EXTI_EMR_EM0 EXTI_EMR_EM0_Msk /*!< Event Mask on line 0 */
1456#define EXTI_EMR_EM1_Pos (1U)
1457#define EXTI_EMR_EM1_Msk (0x1U << EXTI_EMR_EM1_Pos) /*!< 0x00000002 */
1458#define EXTI_EMR_EM1 EXTI_EMR_EM1_Msk /*!< Event Mask on line 1 */
1459#define EXTI_EMR_EM2_Pos (2U)
1460#define EXTI_EMR_EM2_Msk (0x1U << EXTI_EMR_EM2_Pos) /*!< 0x00000004 */
1461#define EXTI_EMR_EM2 EXTI_EMR_EM2_Msk /*!< Event Mask on line 2 */
1462#define EXTI_EMR_EM3_Pos (3U)
1463#define EXTI_EMR_EM3_Msk (0x1U << EXTI_EMR_EM3_Pos) /*!< 0x00000008 */
1464#define EXTI_EMR_EM3 EXTI_EMR_EM3_Msk /*!< Event Mask on line 3 */
1465#define EXTI_EMR_EM4_Pos (4U)
1466#define EXTI_EMR_EM4_Msk (0x1U << EXTI_EMR_EM4_Pos) /*!< 0x00000010 */
1467#define EXTI_EMR_EM4 EXTI_EMR_EM4_Msk /*!< Event Mask on line 4 */
1468#define EXTI_EMR_EM5_Pos (5U)
1469#define EXTI_EMR_EM5_Msk (0x1U << EXTI_EMR_EM5_Pos) /*!< 0x00000020 */
1470#define EXTI_EMR_EM5 EXTI_EMR_EM5_Msk /*!< Event Mask on line 5 */
1471#define EXTI_EMR_EM6_Pos (6U)
1472#define EXTI_EMR_EM6_Msk (0x1U << EXTI_EMR_EM6_Pos) /*!< 0x00000040 */
1473#define EXTI_EMR_EM6 EXTI_EMR_EM6_Msk /*!< Event Mask on line 6 */
1474#define EXTI_EMR_EM7_Pos (7U)
1475#define EXTI_EMR_EM7_Msk (0x1U << EXTI_EMR_EM7_Pos) /*!< 0x00000080 */
1476#define EXTI_EMR_EM7 EXTI_EMR_EM7_Msk /*!< Event Mask on line 7 */
1477#define EXTI_EMR_EM8_Pos (8U)
1478#define EXTI_EMR_EM8_Msk (0x1U << EXTI_EMR_EM8_Pos) /*!< 0x00000100 */
1479#define EXTI_EMR_EM8 EXTI_EMR_EM8_Msk /*!< Event Mask on line 8 */
1480#define EXTI_EMR_EM9_Pos (9U)
1481#define EXTI_EMR_EM9_Msk (0x1U << EXTI_EMR_EM9_Pos) /*!< 0x00000200 */
1482#define EXTI_EMR_EM9 EXTI_EMR_EM9_Msk /*!< Event Mask on line 9 */
1483#define EXTI_EMR_EM10_Pos (10U)
1484#define EXTI_EMR_EM10_Msk (0x1U << EXTI_EMR_EM10_Pos) /*!< 0x00000400 */
1485#define EXTI_EMR_EM10 EXTI_EMR_EM10_Msk /*!< Event Mask on line 10 */
1486#define EXTI_EMR_EM11_Pos (11U)
1487#define EXTI_EMR_EM11_Msk (0x1U << EXTI_EMR_EM11_Pos) /*!< 0x00000800 */
1488#define EXTI_EMR_EM11 EXTI_EMR_EM11_Msk /*!< Event Mask on line 11 */
1489#define EXTI_EMR_EM12_Pos (12U)
1490#define EXTI_EMR_EM12_Msk (0x1U << EXTI_EMR_EM12_Pos) /*!< 0x00001000 */
1491#define EXTI_EMR_EM12 EXTI_EMR_EM12_Msk /*!< Event Mask on line 12 */
1492#define EXTI_EMR_EM13_Pos (13U)
1493#define EXTI_EMR_EM13_Msk (0x1U << EXTI_EMR_EM13_Pos) /*!< 0x00002000 */
1494#define EXTI_EMR_EM13 EXTI_EMR_EM13_Msk /*!< Event Mask on line 13 */
1495#define EXTI_EMR_EM14_Pos (14U)
1496#define EXTI_EMR_EM14_Msk (0x1U << EXTI_EMR_EM14_Pos) /*!< 0x00004000 */
1497#define EXTI_EMR_EM14 EXTI_EMR_EM14_Msk /*!< Event Mask on line 14 */
1498#define EXTI_EMR_EM15_Pos (15U)
1499#define EXTI_EMR_EM15_Msk (0x1U << EXTI_EMR_EM15_Pos) /*!< 0x00008000 */
1500#define EXTI_EMR_EM15 EXTI_EMR_EM15_Msk /*!< Event Mask on line 15 */
1501#define EXTI_EMR_EM16_Pos (16U)
1502#define EXTI_EMR_EM16_Msk (0x1U << EXTI_EMR_EM16_Pos) /*!< 0x00010000 */
1503#define EXTI_EMR_EM16 EXTI_EMR_EM16_Msk /*!< Event Mask on line 16 */
1504#define EXTI_EMR_EM17_Pos (17U)
1505#define EXTI_EMR_EM17_Msk (0x1U << EXTI_EMR_EM17_Pos) /*!< 0x00020000 */
1506#define EXTI_EMR_EM17 EXTI_EMR_EM17_Msk /*!< Event Mask on line 17 */
1507#define EXTI_EMR_EM18_Pos (18U)
1508#define EXTI_EMR_EM18_Msk (0x1U << EXTI_EMR_EM18_Pos) /*!< 0x00040000 */
1509#define EXTI_EMR_EM18 EXTI_EMR_EM18_Msk /*!< Event Mask on line 18 */
1510#define EXTI_EMR_EM19_Pos (19U)
1511#define EXTI_EMR_EM19_Msk (0x1U << EXTI_EMR_EM19_Pos) /*!< 0x00080000 */
1512#define EXTI_EMR_EM19 EXTI_EMR_EM19_Msk /*!< Event Mask on line 19 */
1513#define EXTI_EMR_EM20_Pos (20U)
1514#define EXTI_EMR_EM20_Msk (0x1U << EXTI_EMR_EM20_Pos) /*!< 0x00100000 */
1515#define EXTI_EMR_EM20 EXTI_EMR_EM20_Msk /*!< Event Mask on line 20 */
1516#define EXTI_EMR_EM21_Pos (21U)
1517#define EXTI_EMR_EM21_Msk (0x1U << EXTI_EMR_EM21_Pos) /*!< 0x00200000 */
1518#define EXTI_EMR_EM21 EXTI_EMR_EM21_Msk /*!< Event Mask on line 21 */
1519#define EXTI_EMR_EM22_Pos (22U)
1520#define EXTI_EMR_EM22_Msk (0x1U << EXTI_EMR_EM22_Pos) /*!< 0x00400000 */
1521#define EXTI_EMR_EM22 EXTI_EMR_EM22_Msk /*!< Event Mask on line 22 */
1522#define EXTI_EMR_EM23_Pos (23U)
1523#define EXTI_EMR_EM23_Msk (0x1U << EXTI_EMR_EM23_Pos) /*!< 0x00800000 */
1524#define EXTI_EMR_EM23 EXTI_EMR_EM23_Msk /*!< Event Mask on line 23 */
1525#define EXTI_EMR_EM25_Pos (25U)
1526#define EXTI_EMR_EM25_Msk (0x1U << EXTI_EMR_EM25_Pos) /*!< 0x02000000 */
1527#define EXTI_EMR_EM25 EXTI_EMR_EM25_Msk /*!< Event Mask on line 25 */
1528#define EXTI_EMR_EM26_Pos (26U)
1529#define EXTI_EMR_EM26_Msk (0x1U << EXTI_EMR_EM26_Pos) /*!< 0x04000000 */
1530#define EXTI_EMR_EM26 EXTI_EMR_EM26_Msk /*!< Event Mask on line 26 */
1531#define EXTI_EMR_EM28_Pos (28U)
1532#define EXTI_EMR_EM28_Msk (0x1U << EXTI_EMR_EM28_Pos) /*!< 0x10000000 */
1533#define EXTI_EMR_EM28 EXTI_EMR_EM28_Msk /*!< Event Mask on line 28 */
1534#define EXTI_EMR_EM29_Pos (29U)
1535#define EXTI_EMR_EM29_Msk (0x1U << EXTI_EMR_EM29_Pos) /*!< 0x20000000 */
1536#define EXTI_EMR_EM29 EXTI_EMR_EM29_Msk /*!< Event Mask on line 29 */
1537
1538/******************* Bit definition for EXTI_RTSR register ******************/
1539#define EXTI_RTSR_RT0_Pos (0U)
1540#define EXTI_RTSR_RT0_Msk (0x1U << EXTI_RTSR_RT0_Pos) /*!< 0x00000001 */
1541#define EXTI_RTSR_RT0 EXTI_RTSR_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */
1542#define EXTI_RTSR_RT1_Pos (1U)
1543#define EXTI_RTSR_RT1_Msk (0x1U << EXTI_RTSR_RT1_Pos) /*!< 0x00000002 */
1544#define EXTI_RTSR_RT1 EXTI_RTSR_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */
1545#define EXTI_RTSR_RT2_Pos (2U)
1546#define EXTI_RTSR_RT2_Msk (0x1U << EXTI_RTSR_RT2_Pos) /*!< 0x00000004 */
1547#define EXTI_RTSR_RT2 EXTI_RTSR_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */
1548#define EXTI_RTSR_RT3_Pos (3U)
1549#define EXTI_RTSR_RT3_Msk (0x1U << EXTI_RTSR_RT3_Pos) /*!< 0x00000008 */
1550#define EXTI_RTSR_RT3 EXTI_RTSR_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */
1551#define EXTI_RTSR_RT4_Pos (4U)
1552#define EXTI_RTSR_RT4_Msk (0x1U << EXTI_RTSR_RT4_Pos) /*!< 0x00000010 */
1553#define EXTI_RTSR_RT4 EXTI_RTSR_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */
1554#define EXTI_RTSR_RT5_Pos (5U)
1555#define EXTI_RTSR_RT5_Msk (0x1U << EXTI_RTSR_RT5_Pos) /*!< 0x00000020 */
1556#define EXTI_RTSR_RT5 EXTI_RTSR_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */
1557#define EXTI_RTSR_RT6_Pos (6U)
1558#define EXTI_RTSR_RT6_Msk (0x1U << EXTI_RTSR_RT6_Pos) /*!< 0x00000040 */
1559#define EXTI_RTSR_RT6 EXTI_RTSR_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */
1560#define EXTI_RTSR_RT7_Pos (7U)
1561#define EXTI_RTSR_RT7_Msk (0x1U << EXTI_RTSR_RT7_Pos) /*!< 0x00000080 */
1562#define EXTI_RTSR_RT7 EXTI_RTSR_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */
1563#define EXTI_RTSR_RT8_Pos (8U)
1564#define EXTI_RTSR_RT8_Msk (0x1U << EXTI_RTSR_RT8_Pos) /*!< 0x00000100 */
1565#define EXTI_RTSR_RT8 EXTI_RTSR_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */
1566#define EXTI_RTSR_RT9_Pos (9U)
1567#define EXTI_RTSR_RT9_Msk (0x1U << EXTI_RTSR_RT9_Pos) /*!< 0x00000200 */
1568#define EXTI_RTSR_RT9 EXTI_RTSR_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */
1569#define EXTI_RTSR_RT10_Pos (10U)
1570#define EXTI_RTSR_RT10_Msk (0x1U << EXTI_RTSR_RT10_Pos) /*!< 0x00000400 */
1571#define EXTI_RTSR_RT10 EXTI_RTSR_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */
1572#define EXTI_RTSR_RT11_Pos (11U)
1573#define EXTI_RTSR_RT11_Msk (0x1U << EXTI_RTSR_RT11_Pos) /*!< 0x00000800 */
1574#define EXTI_RTSR_RT11 EXTI_RTSR_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */
1575#define EXTI_RTSR_RT12_Pos (12U)
1576#define EXTI_RTSR_RT12_Msk (0x1U << EXTI_RTSR_RT12_Pos) /*!< 0x00001000 */
1577#define EXTI_RTSR_RT12 EXTI_RTSR_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */
1578#define EXTI_RTSR_RT13_Pos (13U)
1579#define EXTI_RTSR_RT13_Msk (0x1U << EXTI_RTSR_RT13_Pos) /*!< 0x00002000 */
1580#define EXTI_RTSR_RT13 EXTI_RTSR_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */
1581#define EXTI_RTSR_RT14_Pos (14U)
1582#define EXTI_RTSR_RT14_Msk (0x1U << EXTI_RTSR_RT14_Pos) /*!< 0x00004000 */
1583#define EXTI_RTSR_RT14 EXTI_RTSR_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */
1584#define EXTI_RTSR_RT15_Pos (15U)
1585#define EXTI_RTSR_RT15_Msk (0x1U << EXTI_RTSR_RT15_Pos) /*!< 0x00008000 */
1586#define EXTI_RTSR_RT15 EXTI_RTSR_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */
1587#define EXTI_RTSR_RT16_Pos (16U)
1588#define EXTI_RTSR_RT16_Msk (0x1U << EXTI_RTSR_RT16_Pos) /*!< 0x00010000 */
1589#define EXTI_RTSR_RT16 EXTI_RTSR_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */
1590#define EXTI_RTSR_RT17_Pos (17U)
1591#define EXTI_RTSR_RT17_Msk (0x1U << EXTI_RTSR_RT17_Pos) /*!< 0x00020000 */
1592#define EXTI_RTSR_RT17 EXTI_RTSR_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */
1593#define EXTI_RTSR_RT19_Pos (19U)
1594#define EXTI_RTSR_RT19_Msk (0x1U << EXTI_RTSR_RT19_Pos) /*!< 0x00080000 */
1595#define EXTI_RTSR_RT19 EXTI_RTSR_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */
1596#define EXTI_RTSR_RT20_Pos (20U)
1597#define EXTI_RTSR_RT20_Msk (0x1U << EXTI_RTSR_RT20_Pos) /*!< 0x00100000 */
1598#define EXTI_RTSR_RT20 EXTI_RTSR_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */
1599#define EXTI_RTSR_RT21_Pos (21U)
1600#define EXTI_RTSR_RT21_Msk (0x1U << EXTI_RTSR_RT21_Pos) /*!< 0x00200000 */
1601#define EXTI_RTSR_RT21 EXTI_RTSR_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */
1602#define EXTI_RTSR_RT22_Pos (22U)
1603#define EXTI_RTSR_RT22_Msk (0x1U << EXTI_RTSR_RT22_Pos) /*!< 0x00400000 */
1604#define EXTI_RTSR_RT22 EXTI_RTSR_RT22_Msk /*!< Rising trigger event configuration bit of line 22 */
1605
1606/* Legacy defines */
1607#define EXTI_RTSR_TR0 EXTI_RTSR_RT0
1608#define EXTI_RTSR_TR1 EXTI_RTSR_RT1
1609#define EXTI_RTSR_TR2 EXTI_RTSR_RT2
1610#define EXTI_RTSR_TR3 EXTI_RTSR_RT3
1611#define EXTI_RTSR_TR4 EXTI_RTSR_RT4
1612#define EXTI_RTSR_TR5 EXTI_RTSR_RT5
1613#define EXTI_RTSR_TR6 EXTI_RTSR_RT6
1614#define EXTI_RTSR_TR7 EXTI_RTSR_RT7
1615#define EXTI_RTSR_TR8 EXTI_RTSR_RT8
1616#define EXTI_RTSR_TR9 EXTI_RTSR_RT9
1617#define EXTI_RTSR_TR10 EXTI_RTSR_RT10
1618#define EXTI_RTSR_TR11 EXTI_RTSR_RT11
1619#define EXTI_RTSR_TR12 EXTI_RTSR_RT12
1620#define EXTI_RTSR_TR13 EXTI_RTSR_RT13
1621#define EXTI_RTSR_TR14 EXTI_RTSR_RT14
1622#define EXTI_RTSR_TR15 EXTI_RTSR_RT15
1623#define EXTI_RTSR_TR16 EXTI_RTSR_RT16
1624#define EXTI_RTSR_TR17 EXTI_RTSR_RT17
1625#define EXTI_RTSR_TR19 EXTI_RTSR_RT19
1626#define EXTI_RTSR_TR20 EXTI_RTSR_RT20
1627#define EXTI_RTSR_TR21 EXTI_RTSR_RT21
1628#define EXTI_RTSR_TR22 EXTI_RTSR_RT22
1629
1630/******************* Bit definition for EXTI_FTSR register *******************/
1631#define EXTI_FTSR_FT0_Pos (0U)
1632#define EXTI_FTSR_FT0_Msk (0x1U << EXTI_FTSR_FT0_Pos) /*!< 0x00000001 */
1633#define EXTI_FTSR_FT0 EXTI_FTSR_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */
1634#define EXTI_FTSR_FT1_Pos (1U)
1635#define EXTI_FTSR_FT1_Msk (0x1U << EXTI_FTSR_FT1_Pos) /*!< 0x00000002 */
1636#define EXTI_FTSR_FT1 EXTI_FTSR_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */
1637#define EXTI_FTSR_FT2_Pos (2U)
1638#define EXTI_FTSR_FT2_Msk (0x1U << EXTI_FTSR_FT2_Pos) /*!< 0x00000004 */
1639#define EXTI_FTSR_FT2 EXTI_FTSR_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */
1640#define EXTI_FTSR_FT3_Pos (3U)
1641#define EXTI_FTSR_FT3_Msk (0x1U << EXTI_FTSR_FT3_Pos) /*!< 0x00000008 */
1642#define EXTI_FTSR_FT3 EXTI_FTSR_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */
1643#define EXTI_FTSR_FT4_Pos (4U)
1644#define EXTI_FTSR_FT4_Msk (0x1U << EXTI_FTSR_FT4_Pos) /*!< 0x00000010 */
1645#define EXTI_FTSR_FT4 EXTI_FTSR_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */
1646#define EXTI_FTSR_FT5_Pos (5U)
1647#define EXTI_FTSR_FT5_Msk (0x1U << EXTI_FTSR_FT5_Pos) /*!< 0x00000020 */
1648#define EXTI_FTSR_FT5 EXTI_FTSR_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */
1649#define EXTI_FTSR_FT6_Pos (6U)
1650#define EXTI_FTSR_FT6_Msk (0x1U << EXTI_FTSR_FT6_Pos) /*!< 0x00000040 */
1651#define EXTI_FTSR_FT6 EXTI_FTSR_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */
1652#define EXTI_FTSR_FT7_Pos (7U)
1653#define EXTI_FTSR_FT7_Msk (0x1U << EXTI_FTSR_FT7_Pos) /*!< 0x00000080 */
1654#define EXTI_FTSR_FT7 EXTI_FTSR_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */
1655#define EXTI_FTSR_FT8_Pos (8U)
1656#define EXTI_FTSR_FT8_Msk (0x1U << EXTI_FTSR_FT8_Pos) /*!< 0x00000100 */
1657#define EXTI_FTSR_FT8 EXTI_FTSR_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */
1658#define EXTI_FTSR_FT9_Pos (9U)
1659#define EXTI_FTSR_FT9_Msk (0x1U << EXTI_FTSR_FT9_Pos) /*!< 0x00000200 */
1660#define EXTI_FTSR_FT9 EXTI_FTSR_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */
1661#define EXTI_FTSR_FT10_Pos (10U)
1662#define EXTI_FTSR_FT10_Msk (0x1U << EXTI_FTSR_FT10_Pos) /*!< 0x00000400 */
1663#define EXTI_FTSR_FT10 EXTI_FTSR_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */
1664#define EXTI_FTSR_FT11_Pos (11U)
1665#define EXTI_FTSR_FT11_Msk (0x1U << EXTI_FTSR_FT11_Pos) /*!< 0x00000800 */
1666#define EXTI_FTSR_FT11 EXTI_FTSR_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */
1667#define EXTI_FTSR_FT12_Pos (12U)
1668#define EXTI_FTSR_FT12_Msk (0x1U << EXTI_FTSR_FT12_Pos) /*!< 0x00001000 */
1669#define EXTI_FTSR_FT12 EXTI_FTSR_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */
1670#define EXTI_FTSR_FT13_Pos (13U)
1671#define EXTI_FTSR_FT13_Msk (0x1U << EXTI_FTSR_FT13_Pos) /*!< 0x00002000 */
1672#define EXTI_FTSR_FT13 EXTI_FTSR_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */
1673#define EXTI_FTSR_FT14_Pos (14U)
1674#define EXTI_FTSR_FT14_Msk (0x1U << EXTI_FTSR_FT14_Pos) /*!< 0x00004000 */
1675#define EXTI_FTSR_FT14 EXTI_FTSR_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */
1676#define EXTI_FTSR_FT15_Pos (15U)
1677#define EXTI_FTSR_FT15_Msk (0x1U << EXTI_FTSR_FT15_Pos) /*!< 0x00008000 */
1678#define EXTI_FTSR_FT15 EXTI_FTSR_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */
1679#define EXTI_FTSR_FT16_Pos (16U)
1680#define EXTI_FTSR_FT16_Msk (0x1U << EXTI_FTSR_FT16_Pos) /*!< 0x00010000 */
1681#define EXTI_FTSR_FT16 EXTI_FTSR_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */
1682#define EXTI_FTSR_FT17_Pos (17U)
1683#define EXTI_FTSR_FT17_Msk (0x1U << EXTI_FTSR_FT17_Pos) /*!< 0x00020000 */
1684#define EXTI_FTSR_FT17 EXTI_FTSR_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */
1685#define EXTI_FTSR_FT19_Pos (19U)
1686#define EXTI_FTSR_FT19_Msk (0x1U << EXTI_FTSR_FT19_Pos) /*!< 0x00080000 */
1687#define EXTI_FTSR_FT19 EXTI_FTSR_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */
1688#define EXTI_FTSR_FT20_Pos (20U)
1689#define EXTI_FTSR_FT20_Msk (0x1U << EXTI_FTSR_FT20_Pos) /*!< 0x00100000 */
1690#define EXTI_FTSR_FT20 EXTI_FTSR_FT20_Msk /*!< Falling trigger event configuration bit of line 20 */
1691#define EXTI_FTSR_FT21_Pos (21U)
1692#define EXTI_FTSR_FT21_Msk (0x1U << EXTI_FTSR_FT21_Pos) /*!< 0x00200000 */
1693#define EXTI_FTSR_FT21 EXTI_FTSR_FT21_Msk /*!< Falling trigger event configuration bit of line 21 */
1694#define EXTI_FTSR_FT22_Pos (22U)
1695#define EXTI_FTSR_FT22_Msk (0x1U << EXTI_FTSR_FT22_Pos) /*!< 0x00400000 */
1696#define EXTI_FTSR_FT22 EXTI_FTSR_FT22_Msk /*!< Falling trigger event configuration bit of line 22 */
1697
1698/* Legacy defines */
1699#define EXTI_FTSR_TR0 EXTI_FTSR_FT0
1700#define EXTI_FTSR_TR1 EXTI_FTSR_FT1
1701#define EXTI_FTSR_TR2 EXTI_FTSR_FT2
1702#define EXTI_FTSR_TR3 EXTI_FTSR_FT3
1703#define EXTI_FTSR_TR4 EXTI_FTSR_FT4
1704#define EXTI_FTSR_TR5 EXTI_FTSR_FT5
1705#define EXTI_FTSR_TR6 EXTI_FTSR_FT6
1706#define EXTI_FTSR_TR7 EXTI_FTSR_FT7
1707#define EXTI_FTSR_TR8 EXTI_FTSR_FT8
1708#define EXTI_FTSR_TR9 EXTI_FTSR_FT9
1709#define EXTI_FTSR_TR10 EXTI_FTSR_FT10
1710#define EXTI_FTSR_TR11 EXTI_FTSR_FT11
1711#define EXTI_FTSR_TR12 EXTI_FTSR_FT12
1712#define EXTI_FTSR_TR13 EXTI_FTSR_FT13
1713#define EXTI_FTSR_TR14 EXTI_FTSR_FT14
1714#define EXTI_FTSR_TR15 EXTI_FTSR_FT15
1715#define EXTI_FTSR_TR16 EXTI_FTSR_FT16
1716#define EXTI_FTSR_TR17 EXTI_FTSR_FT17
1717#define EXTI_FTSR_TR19 EXTI_FTSR_FT19
1718#define EXTI_FTSR_TR20 EXTI_FTSR_FT20
1719#define EXTI_FTSR_TR21 EXTI_FTSR_FT21
1720#define EXTI_FTSR_TR22 EXTI_FTSR_FT22
1721
1722/******************* Bit definition for EXTI_SWIER register *******************/
1723#define EXTI_SWIER_SWI0_Pos (0U)
1724#define EXTI_SWIER_SWI0_Msk (0x1U << EXTI_SWIER_SWI0_Pos) /*!< 0x00000001 */
1725#define EXTI_SWIER_SWI0 EXTI_SWIER_SWI0_Msk /*!< Software Interrupt on line 0 */
1726#define EXTI_SWIER_SWI1_Pos (1U)
1727#define EXTI_SWIER_SWI1_Msk (0x1U << EXTI_SWIER_SWI1_Pos) /*!< 0x00000002 */
1728#define EXTI_SWIER_SWI1 EXTI_SWIER_SWI1_Msk /*!< Software Interrupt on line 1 */
1729#define EXTI_SWIER_SWI2_Pos (2U)
1730#define EXTI_SWIER_SWI2_Msk (0x1U << EXTI_SWIER_SWI2_Pos) /*!< 0x00000004 */
1731#define EXTI_SWIER_SWI2 EXTI_SWIER_SWI2_Msk /*!< Software Interrupt on line 2 */
1732#define EXTI_SWIER_SWI3_Pos (3U)
1733#define EXTI_SWIER_SWI3_Msk (0x1U << EXTI_SWIER_SWI3_Pos) /*!< 0x00000008 */
1734#define EXTI_SWIER_SWI3 EXTI_SWIER_SWI3_Msk /*!< Software Interrupt on line 3 */
1735#define EXTI_SWIER_SWI4_Pos (4U)
1736#define EXTI_SWIER_SWI4_Msk (0x1U << EXTI_SWIER_SWI4_Pos) /*!< 0x00000010 */
1737#define EXTI_SWIER_SWI4 EXTI_SWIER_SWI4_Msk /*!< Software Interrupt on line 4 */
1738#define EXTI_SWIER_SWI5_Pos (5U)
1739#define EXTI_SWIER_SWI5_Msk (0x1U << EXTI_SWIER_SWI5_Pos) /*!< 0x00000020 */
1740#define EXTI_SWIER_SWI5 EXTI_SWIER_SWI5_Msk /*!< Software Interrupt on line 5 */
1741#define EXTI_SWIER_SWI6_Pos (6U)
1742#define EXTI_SWIER_SWI6_Msk (0x1U << EXTI_SWIER_SWI6_Pos) /*!< 0x00000040 */
1743#define EXTI_SWIER_SWI6 EXTI_SWIER_SWI6_Msk /*!< Software Interrupt on line 6 */
1744#define EXTI_SWIER_SWI7_Pos (7U)
1745#define EXTI_SWIER_SWI7_Msk (0x1U << EXTI_SWIER_SWI7_Pos) /*!< 0x00000080 */
1746#define EXTI_SWIER_SWI7 EXTI_SWIER_SWI7_Msk /*!< Software Interrupt on line 7 */
1747#define EXTI_SWIER_SWI8_Pos (8U)
1748#define EXTI_SWIER_SWI8_Msk (0x1U << EXTI_SWIER_SWI8_Pos) /*!< 0x00000100 */
1749#define EXTI_SWIER_SWI8 EXTI_SWIER_SWI8_Msk /*!< Software Interrupt on line 8 */
1750#define EXTI_SWIER_SWI9_Pos (9U)
1751#define EXTI_SWIER_SWI9_Msk (0x1U << EXTI_SWIER_SWI9_Pos) /*!< 0x00000200 */
1752#define EXTI_SWIER_SWI9 EXTI_SWIER_SWI9_Msk /*!< Software Interrupt on line 9 */
1753#define EXTI_SWIER_SWI10_Pos (10U)
1754#define EXTI_SWIER_SWI10_Msk (0x1U << EXTI_SWIER_SWI10_Pos) /*!< 0x00000400 */
1755#define EXTI_SWIER_SWI10 EXTI_SWIER_SWI10_Msk /*!< Software Interrupt on line 10 */
1756#define EXTI_SWIER_SWI11_Pos (11U)
1757#define EXTI_SWIER_SWI11_Msk (0x1U << EXTI_SWIER_SWI11_Pos) /*!< 0x00000800 */
1758#define EXTI_SWIER_SWI11 EXTI_SWIER_SWI11_Msk /*!< Software Interrupt on line 11 */
1759#define EXTI_SWIER_SWI12_Pos (12U)
1760#define EXTI_SWIER_SWI12_Msk (0x1U << EXTI_SWIER_SWI12_Pos) /*!< 0x00001000 */
1761#define EXTI_SWIER_SWI12 EXTI_SWIER_SWI12_Msk /*!< Software Interrupt on line 12 */
1762#define EXTI_SWIER_SWI13_Pos (13U)
1763#define EXTI_SWIER_SWI13_Msk (0x1U << EXTI_SWIER_SWI13_Pos) /*!< 0x00002000 */
1764#define EXTI_SWIER_SWI13 EXTI_SWIER_SWI13_Msk /*!< Software Interrupt on line 13 */
1765#define EXTI_SWIER_SWI14_Pos (14U)
1766#define EXTI_SWIER_SWI14_Msk (0x1U << EXTI_SWIER_SWI14_Pos) /*!< 0x00004000 */
1767#define EXTI_SWIER_SWI14 EXTI_SWIER_SWI14_Msk /*!< Software Interrupt on line 14 */
1768#define EXTI_SWIER_SWI15_Pos (15U)
1769#define EXTI_SWIER_SWI15_Msk (0x1U << EXTI_SWIER_SWI15_Pos) /*!< 0x00008000 */
1770#define EXTI_SWIER_SWI15 EXTI_SWIER_SWI15_Msk /*!< Software Interrupt on line 15 */
1771#define EXTI_SWIER_SWI16_Pos (16U)
1772#define EXTI_SWIER_SWI16_Msk (0x1U << EXTI_SWIER_SWI16_Pos) /*!< 0x00010000 */
1773#define EXTI_SWIER_SWI16 EXTI_SWIER_SWI16_Msk /*!< Software Interrupt on line 16 */
1774#define EXTI_SWIER_SWI17_Pos (17U)
1775#define EXTI_SWIER_SWI17_Msk (0x1U << EXTI_SWIER_SWI17_Pos) /*!< 0x00020000 */
1776#define EXTI_SWIER_SWI17 EXTI_SWIER_SWI17_Msk /*!< Software Interrupt on line 17 */
1777#define EXTI_SWIER_SWI19_Pos (19U)
1778#define EXTI_SWIER_SWI19_Msk (0x1U << EXTI_SWIER_SWI19_Pos) /*!< 0x00080000 */
1779#define EXTI_SWIER_SWI19 EXTI_SWIER_SWI19_Msk /*!< Software Interrupt on line 19 */
1780#define EXTI_SWIER_SWI20_Pos (20U)
1781#define EXTI_SWIER_SWI20_Msk (0x1U << EXTI_SWIER_SWI20_Pos) /*!< 0x00100000 */
1782#define EXTI_SWIER_SWI20 EXTI_SWIER_SWI20_Msk /*!< Software Interrupt on line 20 */
1783#define EXTI_SWIER_SWI21_Pos (21U)
1784#define EXTI_SWIER_SWI21_Msk (0x1U << EXTI_SWIER_SWI21_Pos) /*!< 0x00200000 */
1785#define EXTI_SWIER_SWI21 EXTI_SWIER_SWI21_Msk /*!< Software Interrupt on line 21 */
1786#define EXTI_SWIER_SWI22_Pos (22U)
1787#define EXTI_SWIER_SWI22_Msk (0x1U << EXTI_SWIER_SWI22_Pos) /*!< 0x00400000 */
1788#define EXTI_SWIER_SWI22 EXTI_SWIER_SWI22_Msk /*!< Software Interrupt on line 22 */
1789
1790/* Legacy defines */
1791#define EXTI_SWIER_SWIER0 EXTI_SWIER_SWI0
1792#define EXTI_SWIER_SWIER1 EXTI_SWIER_SWI1
1793#define EXTI_SWIER_SWIER2 EXTI_SWIER_SWI2
1794#define EXTI_SWIER_SWIER3 EXTI_SWIER_SWI3
1795#define EXTI_SWIER_SWIER4 EXTI_SWIER_SWI4
1796#define EXTI_SWIER_SWIER5 EXTI_SWIER_SWI5
1797#define EXTI_SWIER_SWIER6 EXTI_SWIER_SWI6
1798#define EXTI_SWIER_SWIER7 EXTI_SWIER_SWI7
1799#define EXTI_SWIER_SWIER8 EXTI_SWIER_SWI8
1800#define EXTI_SWIER_SWIER9 EXTI_SWIER_SWI9
1801#define EXTI_SWIER_SWIER10 EXTI_SWIER_SWI10
1802#define EXTI_SWIER_SWIER11 EXTI_SWIER_SWI11
1803#define EXTI_SWIER_SWIER12 EXTI_SWIER_SWI12
1804#define EXTI_SWIER_SWIER13 EXTI_SWIER_SWI13
1805#define EXTI_SWIER_SWIER14 EXTI_SWIER_SWI14
1806#define EXTI_SWIER_SWIER15 EXTI_SWIER_SWI15
1807#define EXTI_SWIER_SWIER16 EXTI_SWIER_SWI16
1808#define EXTI_SWIER_SWIER17 EXTI_SWIER_SWI17
1809#define EXTI_SWIER_SWIER19 EXTI_SWIER_SWI19
1810#define EXTI_SWIER_SWIER20 EXTI_SWIER_SWI20
1811#define EXTI_SWIER_SWIER21 EXTI_SWIER_SWI21
1812#define EXTI_SWIER_SWIER22 EXTI_SWIER_SWI22
1813
1814/****************** Bit definition for EXTI_PR register *********************/
1815#define EXTI_PR_PIF0_Pos (0U)
1816#define EXTI_PR_PIF0_Msk (0x1U << EXTI_PR_PIF0_Pos) /*!< 0x00000001 */
1817#define EXTI_PR_PIF0 EXTI_PR_PIF0_Msk /*!< Pending bit 0 */
1818#define EXTI_PR_PIF1_Pos (1U)
1819#define EXTI_PR_PIF1_Msk (0x1U << EXTI_PR_PIF1_Pos) /*!< 0x00000002 */
1820#define EXTI_PR_PIF1 EXTI_PR_PIF1_Msk /*!< Pending bit 1 */
1821#define EXTI_PR_PIF2_Pos (2U)
1822#define EXTI_PR_PIF2_Msk (0x1U << EXTI_PR_PIF2_Pos) /*!< 0x00000004 */
1823#define EXTI_PR_PIF2 EXTI_PR_PIF2_Msk /*!< Pending bit 2 */
1824#define EXTI_PR_PIF3_Pos (3U)
1825#define EXTI_PR_PIF3_Msk (0x1U << EXTI_PR_PIF3_Pos) /*!< 0x00000008 */
1826#define EXTI_PR_PIF3 EXTI_PR_PIF3_Msk /*!< Pending bit 3 */
1827#define EXTI_PR_PIF4_Pos (4U)
1828#define EXTI_PR_PIF4_Msk (0x1U << EXTI_PR_PIF4_Pos) /*!< 0x00000010 */
1829#define EXTI_PR_PIF4 EXTI_PR_PIF4_Msk /*!< Pending bit 4 */
1830#define EXTI_PR_PIF5_Pos (5U)
1831#define EXTI_PR_PIF5_Msk (0x1U << EXTI_PR_PIF5_Pos) /*!< 0x00000020 */
1832#define EXTI_PR_PIF5 EXTI_PR_PIF5_Msk /*!< Pending bit 5 */
1833#define EXTI_PR_PIF6_Pos (6U)
1834#define EXTI_PR_PIF6_Msk (0x1U << EXTI_PR_PIF6_Pos) /*!< 0x00000040 */
1835#define EXTI_PR_PIF6 EXTI_PR_PIF6_Msk /*!< Pending bit 6 */
1836#define EXTI_PR_PIF7_Pos (7U)
1837#define EXTI_PR_PIF7_Msk (0x1U << EXTI_PR_PIF7_Pos) /*!< 0x00000080 */
1838#define EXTI_PR_PIF7 EXTI_PR_PIF7_Msk /*!< Pending bit 7 */
1839#define EXTI_PR_PIF8_Pos (8U)
1840#define EXTI_PR_PIF8_Msk (0x1U << EXTI_PR_PIF8_Pos) /*!< 0x00000100 */
1841#define EXTI_PR_PIF8 EXTI_PR_PIF8_Msk /*!< Pending bit 8 */
1842#define EXTI_PR_PIF9_Pos (9U)
1843#define EXTI_PR_PIF9_Msk (0x1U << EXTI_PR_PIF9_Pos) /*!< 0x00000200 */
1844#define EXTI_PR_PIF9 EXTI_PR_PIF9_Msk /*!< Pending bit 9 */
1845#define EXTI_PR_PIF10_Pos (10U)
1846#define EXTI_PR_PIF10_Msk (0x1U << EXTI_PR_PIF10_Pos) /*!< 0x00000400 */
1847#define EXTI_PR_PIF10 EXTI_PR_PIF10_Msk /*!< Pending bit 10 */
1848#define EXTI_PR_PIF11_Pos (11U)
1849#define EXTI_PR_PIF11_Msk (0x1U << EXTI_PR_PIF11_Pos) /*!< 0x00000800 */
1850#define EXTI_PR_PIF11 EXTI_PR_PIF11_Msk /*!< Pending bit 11 */
1851#define EXTI_PR_PIF12_Pos (12U)
1852#define EXTI_PR_PIF12_Msk (0x1U << EXTI_PR_PIF12_Pos) /*!< 0x00001000 */
1853#define EXTI_PR_PIF12 EXTI_PR_PIF12_Msk /*!< Pending bit 12 */
1854#define EXTI_PR_PIF13_Pos (13U)
1855#define EXTI_PR_PIF13_Msk (0x1U << EXTI_PR_PIF13_Pos) /*!< 0x00002000 */
1856#define EXTI_PR_PIF13 EXTI_PR_PIF13_Msk /*!< Pending bit 13 */
1857#define EXTI_PR_PIF14_Pos (14U)
1858#define EXTI_PR_PIF14_Msk (0x1U << EXTI_PR_PIF14_Pos) /*!< 0x00004000 */
1859#define EXTI_PR_PIF14 EXTI_PR_PIF14_Msk /*!< Pending bit 14 */
1860#define EXTI_PR_PIF15_Pos (15U)
1861#define EXTI_PR_PIF15_Msk (0x1U << EXTI_PR_PIF15_Pos) /*!< 0x00008000 */
1862#define EXTI_PR_PIF15 EXTI_PR_PIF15_Msk /*!< Pending bit 15 */
1863#define EXTI_PR_PIF16_Pos (16U)
1864#define EXTI_PR_PIF16_Msk (0x1U << EXTI_PR_PIF16_Pos) /*!< 0x00010000 */
1865#define EXTI_PR_PIF16 EXTI_PR_PIF16_Msk /*!< Pending bit 16 */
1866#define EXTI_PR_PIF17_Pos (17U)
1867#define EXTI_PR_PIF17_Msk (0x1U << EXTI_PR_PIF17_Pos) /*!< 0x00020000 */
1868#define EXTI_PR_PIF17 EXTI_PR_PIF17_Msk /*!< Pending bit 17 */
1869#define EXTI_PR_PIF19_Pos (19U)
1870#define EXTI_PR_PIF19_Msk (0x1U << EXTI_PR_PIF19_Pos) /*!< 0x00080000 */
1871#define EXTI_PR_PIF19 EXTI_PR_PIF19_Msk /*!< Pending bit 19 */
1872#define EXTI_PR_PIF20_Pos (20U)
1873#define EXTI_PR_PIF20_Msk (0x1U << EXTI_PR_PIF20_Pos) /*!< 0x00100000 */
1874#define EXTI_PR_PIF20 EXTI_PR_PIF20_Msk /*!< Pending bit 20 */
1875#define EXTI_PR_PIF21_Pos (21U)
1876#define EXTI_PR_PIF21_Msk (0x1U << EXTI_PR_PIF21_Pos) /*!< 0x00200000 */
1877#define EXTI_PR_PIF21 EXTI_PR_PIF21_Msk /*!< Pending bit 21 */
1878#define EXTI_PR_PIF22_Pos (22U)
1879#define EXTI_PR_PIF22_Msk (0x1U << EXTI_PR_PIF22_Pos) /*!< 0x00400000 */
1880#define EXTI_PR_PIF22 EXTI_PR_PIF22_Msk /*!< Pending bit 22 */
1881
1882/* Legacy defines */
1883#define EXTI_PR_PR0 EXTI_PR_PIF0
1884#define EXTI_PR_PR1 EXTI_PR_PIF1
1885#define EXTI_PR_PR2 EXTI_PR_PIF2
1886#define EXTI_PR_PR3 EXTI_PR_PIF3
1887#define EXTI_PR_PR4 EXTI_PR_PIF4
1888#define EXTI_PR_PR5 EXTI_PR_PIF5
1889#define EXTI_PR_PR6 EXTI_PR_PIF6
1890#define EXTI_PR_PR7 EXTI_PR_PIF7
1891#define EXTI_PR_PR8 EXTI_PR_PIF8
1892#define EXTI_PR_PR9 EXTI_PR_PIF9
1893#define EXTI_PR_PR10 EXTI_PR_PIF10
1894#define EXTI_PR_PR11 EXTI_PR_PIF11
1895#define EXTI_PR_PR12 EXTI_PR_PIF12
1896#define EXTI_PR_PR13 EXTI_PR_PIF13
1897#define EXTI_PR_PR14 EXTI_PR_PIF14
1898#define EXTI_PR_PR15 EXTI_PR_PIF15
1899#define EXTI_PR_PR16 EXTI_PR_PIF16
1900#define EXTI_PR_PR17 EXTI_PR_PIF17
1901#define EXTI_PR_PR19 EXTI_PR_PIF19
1902#define EXTI_PR_PR20 EXTI_PR_PIF20
1903#define EXTI_PR_PR21 EXTI_PR_PIF21
1904#define EXTI_PR_PR22 EXTI_PR_PIF22
1905
1906/******************************************************************************/
1907/* */
1908/* FLASH and Option Bytes Registers */
1909/* */
1910/******************************************************************************/
1911
1912/******************* Bit definition for FLASH_ACR register ******************/
1913#define FLASH_ACR_LATENCY_Pos (0U)
1914#define FLASH_ACR_LATENCY_Msk (0x1U << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
1915#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< LATENCY bit (Latency) */
1916#define FLASH_ACR_PRFTEN_Pos (1U)
1917#define FLASH_ACR_PRFTEN_Msk (0x1U << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000002 */
1918#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch Buffer Enable */
1919#define FLASH_ACR_SLEEP_PD_Pos (3U)
1920#define FLASH_ACR_SLEEP_PD_Msk (0x1U << FLASH_ACR_SLEEP_PD_Pos) /*!< 0x00000008 */
1921#define FLASH_ACR_SLEEP_PD FLASH_ACR_SLEEP_PD_Msk /*!< Flash mode during sleep mode */
1922#define FLASH_ACR_RUN_PD_Pos (4U)
1923#define FLASH_ACR_RUN_PD_Msk (0x1U << FLASH_ACR_RUN_PD_Pos) /*!< 0x00000010 */
1924#define FLASH_ACR_RUN_PD FLASH_ACR_RUN_PD_Msk /*!< Flash mode during RUN mode */
1925#define FLASH_ACR_DISAB_BUF_Pos (5U)
1926#define FLASH_ACR_DISAB_BUF_Msk (0x1U << FLASH_ACR_DISAB_BUF_Pos) /*!< 0x00000020 */
1927#define FLASH_ACR_DISAB_BUF FLASH_ACR_DISAB_BUF_Msk /*!< Disable Buffer */
1928#define FLASH_ACR_PRE_READ_Pos (6U)
1929#define FLASH_ACR_PRE_READ_Msk (0x1U << FLASH_ACR_PRE_READ_Pos) /*!< 0x00000040 */
1930#define FLASH_ACR_PRE_READ FLASH_ACR_PRE_READ_Msk /*!< Pre-read data address */
1931
1932/******************* Bit definition for FLASH_PECR register ******************/
1933#define FLASH_PECR_PELOCK_Pos (0U)
1934#define FLASH_PECR_PELOCK_Msk (0x1U << FLASH_PECR_PELOCK_Pos) /*!< 0x00000001 */
1935#define FLASH_PECR_PELOCK FLASH_PECR_PELOCK_Msk /*!< FLASH_PECR and Flash data Lock */
1936#define FLASH_PECR_PRGLOCK_Pos (1U)
1937#define FLASH_PECR_PRGLOCK_Msk (0x1U << FLASH_PECR_PRGLOCK_Pos) /*!< 0x00000002 */
1938#define FLASH_PECR_PRGLOCK FLASH_PECR_PRGLOCK_Msk /*!< Program matrix Lock */
1939#define FLASH_PECR_OPTLOCK_Pos (2U)
1940#define FLASH_PECR_OPTLOCK_Msk (0x1U << FLASH_PECR_OPTLOCK_Pos) /*!< 0x00000004 */
1941#define FLASH_PECR_OPTLOCK FLASH_PECR_OPTLOCK_Msk /*!< Option byte matrix Lock */
1942#define FLASH_PECR_PROG_Pos (3U)
1943#define FLASH_PECR_PROG_Msk (0x1U << FLASH_PECR_PROG_Pos) /*!< 0x00000008 */
1944#define FLASH_PECR_PROG FLASH_PECR_PROG_Msk /*!< Program matrix selection */
1945#define FLASH_PECR_DATA_Pos (4U)
1946#define FLASH_PECR_DATA_Msk (0x1U << FLASH_PECR_DATA_Pos) /*!< 0x00000010 */
1947#define FLASH_PECR_DATA FLASH_PECR_DATA_Msk /*!< Data matrix selection */
1948#define FLASH_PECR_FIX_Pos (8U)
1949#define FLASH_PECR_FIX_Msk (0x1U << FLASH_PECR_FIX_Pos) /*!< 0x00000100 */
1950#define FLASH_PECR_FIX FLASH_PECR_FIX_Msk /*!< Fixed Time Data write for Word/Half Word/Byte programming */
1951#define FLASH_PECR_ERASE_Pos (9U)
1952#define FLASH_PECR_ERASE_Msk (0x1U << FLASH_PECR_ERASE_Pos) /*!< 0x00000200 */
1953#define FLASH_PECR_ERASE FLASH_PECR_ERASE_Msk /*!< Page erasing mode */
1954#define FLASH_PECR_FPRG_Pos (10U)
1955#define FLASH_PECR_FPRG_Msk (0x1U << FLASH_PECR_FPRG_Pos) /*!< 0x00000400 */
1956#define FLASH_PECR_FPRG FLASH_PECR_FPRG_Msk /*!< Fast Page/Half Page programming mode */
1957#define FLASH_PECR_EOPIE_Pos (16U)
1958#define FLASH_PECR_EOPIE_Msk (0x1U << FLASH_PECR_EOPIE_Pos) /*!< 0x00010000 */
1959#define FLASH_PECR_EOPIE FLASH_PECR_EOPIE_Msk /*!< End of programming interrupt */
1960#define FLASH_PECR_ERRIE_Pos (17U)
1961#define FLASH_PECR_ERRIE_Msk (0x1U << FLASH_PECR_ERRIE_Pos) /*!< 0x00020000 */
1962#define FLASH_PECR_ERRIE FLASH_PECR_ERRIE_Msk /*!< Error interrupt */
1963#define FLASH_PECR_OBL_LAUNCH_Pos (18U)
1964#define FLASH_PECR_OBL_LAUNCH_Msk (0x1U << FLASH_PECR_OBL_LAUNCH_Pos) /*!< 0x00040000 */
1965#define FLASH_PECR_OBL_LAUNCH FLASH_PECR_OBL_LAUNCH_Msk /*!< Launch the option byte loading */
1966#define FLASH_PECR_HALF_ARRAY_Pos (19U)
1967#define FLASH_PECR_HALF_ARRAY_Msk (0x1U << FLASH_PECR_HALF_ARRAY_Pos) /*!< 0x00080000 */
1968#define FLASH_PECR_HALF_ARRAY FLASH_PECR_HALF_ARRAY_Msk /*!< Half array mode */
1969
1970/****************** Bit definition for FLASH_PDKEYR register ******************/
1971#define FLASH_PDKEYR_PDKEYR_Pos (0U)
1972#define FLASH_PDKEYR_PDKEYR_Msk (0xFFFFFFFFU << FLASH_PDKEYR_PDKEYR_Pos) /*!< 0xFFFFFFFF */
1973#define FLASH_PDKEYR_PDKEYR FLASH_PDKEYR_PDKEYR_Msk /*!< FLASH_PEC and data matrix Key */
1974
1975/****************** Bit definition for FLASH_PEKEYR register ******************/
1976#define FLASH_PEKEYR_PEKEYR_Pos (0U)
1977#define FLASH_PEKEYR_PEKEYR_Msk (0xFFFFFFFFU << FLASH_PEKEYR_PEKEYR_Pos) /*!< 0xFFFFFFFF */
1978#define FLASH_PEKEYR_PEKEYR FLASH_PEKEYR_PEKEYR_Msk /*!< FLASH_PEC and data matrix Key */
1979
1980/****************** Bit definition for FLASH_PRGKEYR register ******************/
1981#define FLASH_PRGKEYR_PRGKEYR_Pos (0U)
1982#define FLASH_PRGKEYR_PRGKEYR_Msk (0xFFFFFFFFU << FLASH_PRGKEYR_PRGKEYR_Pos) /*!< 0xFFFFFFFF */
1983#define FLASH_PRGKEYR_PRGKEYR FLASH_PRGKEYR_PRGKEYR_Msk /*!< Program matrix Key */
1984
1985/****************** Bit definition for FLASH_OPTKEYR register ******************/
1986#define FLASH_OPTKEYR_OPTKEYR_Pos (0U)
1987#define FLASH_OPTKEYR_OPTKEYR_Msk (0xFFFFFFFFU << FLASH_OPTKEYR_OPTKEYR_Pos) /*!< 0xFFFFFFFF */
1988#define FLASH_OPTKEYR_OPTKEYR FLASH_OPTKEYR_OPTKEYR_Msk /*!< Option bytes matrix Key */
1989
1990/****************** Bit definition for FLASH_SR register *******************/
1991#define FLASH_SR_BSY_Pos (0U)
1992#define FLASH_SR_BSY_Msk (0x1U << FLASH_SR_BSY_Pos) /*!< 0x00000001 */
1993#define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Busy */
1994#define FLASH_SR_EOP_Pos (1U)
1995#define FLASH_SR_EOP_Msk (0x1U << FLASH_SR_EOP_Pos) /*!< 0x00000002 */
1996#define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End Of Programming*/
1997#define FLASH_SR_HVOFF_Pos (2U)
1998#define FLASH_SR_HVOFF_Msk (0x1U << FLASH_SR_HVOFF_Pos) /*!< 0x00000004 */
1999#define FLASH_SR_HVOFF FLASH_SR_HVOFF_Msk /*!< End of high voltage */
2000#define FLASH_SR_READY_Pos (3U)
2001#define FLASH_SR_READY_Msk (0x1U << FLASH_SR_READY_Pos) /*!< 0x00000008 */
2002#define FLASH_SR_READY FLASH_SR_READY_Msk /*!< Flash ready after low power mode */
2003
2004#define FLASH_SR_WRPERR_Pos (8U)
2005#define FLASH_SR_WRPERR_Msk (0x1U << FLASH_SR_WRPERR_Pos) /*!< 0x00000100 */
2006#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error */
2007#define FLASH_SR_PGAERR_Pos (9U)
2008#define FLASH_SR_PGAERR_Msk (0x1U << FLASH_SR_PGAERR_Pos) /*!< 0x00000200 */
2009#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk /*!< Programming Alignment Error */
2010#define FLASH_SR_SIZERR_Pos (10U)
2011#define FLASH_SR_SIZERR_Msk (0x1U << FLASH_SR_SIZERR_Pos) /*!< 0x00000400 */
2012#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk /*!< Size error */
2013#define FLASH_SR_OPTVERR_Pos (11U)
2014#define FLASH_SR_OPTVERR_Msk (0x1U << FLASH_SR_OPTVERR_Pos) /*!< 0x00000800 */
2015#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk /*!< Option Valid error */
2016#define FLASH_SR_RDERR_Pos (13U)
2017#define FLASH_SR_RDERR_Msk (0x1U << FLASH_SR_RDERR_Pos) /*!< 0x00002000 */
2018#define FLASH_SR_RDERR FLASH_SR_RDERR_Msk /*!< Read protected error */
2019#define FLASH_SR_NOTZEROERR_Pos (16U)
2020#define FLASH_SR_NOTZEROERR_Msk (0x1U << FLASH_SR_NOTZEROERR_Pos) /*!< 0x00010000 */
2021#define FLASH_SR_NOTZEROERR FLASH_SR_NOTZEROERR_Msk /*!< Not Zero error */
2022#define FLASH_SR_FWWERR_Pos (17U)
2023#define FLASH_SR_FWWERR_Msk (0x1U << FLASH_SR_FWWERR_Pos) /*!< 0x00020000 */
2024#define FLASH_SR_FWWERR FLASH_SR_FWWERR_Msk /*!< Write/Errase operation aborted */
2025
2026/* Legacy defines */
2027#define FLASH_SR_FWWER FLASH_SR_FWWERR
2028#define FLASH_SR_ENHV FLASH_SR_HVOFF
2029#define FLASH_SR_ENDHV FLASH_SR_HVOFF
2030
2031/****************** Bit definition for FLASH_OPTR register *******************/
2032#define FLASH_OPTR_RDPROT_Pos (0U)
2033#define FLASH_OPTR_RDPROT_Msk (0xFFU << FLASH_OPTR_RDPROT_Pos) /*!< 0x000000FF */
2034#define FLASH_OPTR_RDPROT FLASH_OPTR_RDPROT_Msk /*!< Read Protection */
2035#define FLASH_OPTR_WPRMOD_Pos (8U)
2036#define FLASH_OPTR_WPRMOD_Msk (0x1U << FLASH_OPTR_WPRMOD_Pos) /*!< 0x00000100 */
2037#define FLASH_OPTR_WPRMOD FLASH_OPTR_WPRMOD_Msk /*!< Selection of protection mode of WPR bits */
2038#define FLASH_OPTR_BOR_LEV_Pos (16U)
2039#define FLASH_OPTR_BOR_LEV_Msk (0xFU << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x000F0000 */
2040#define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk /*!< BOR_LEV[3:0] Brown Out Reset Threshold Level*/
2041#define FLASH_OPTR_IWDG_SW_Pos (20U)
2042#define FLASH_OPTR_IWDG_SW_Msk (0x1U << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00100000 */
2043#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk /*!< IWDG_SW */
2044#define FLASH_OPTR_nRST_STOP_Pos (21U)
2045#define FLASH_OPTR_nRST_STOP_Msk (0x1U << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00200000 */
2046#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk /*!< nRST_STOP */
2047#define FLASH_OPTR_nRST_STDBY_Pos (22U)
2048#define FLASH_OPTR_nRST_STDBY_Msk (0x1U << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00400000 */
2049#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk /*!< nRST_STDBY */
2050#define FLASH_OPTR_USER_Pos (20U)
2051#define FLASH_OPTR_USER_Msk (0x7U << FLASH_OPTR_USER_Pos) /*!< 0x00700000 */
2052#define FLASH_OPTR_USER FLASH_OPTR_USER_Msk /*!< User Option Bytes */
2053#define FLASH_OPTR_BOOT1_Pos (31U)
2054#define FLASH_OPTR_BOOT1_Msk (0x1U << FLASH_OPTR_BOOT1_Pos) /*!< 0x80000000 */
2055#define FLASH_OPTR_BOOT1 FLASH_OPTR_BOOT1_Msk /*!< BOOT1 */
2056
2057/****************** Bit definition for FLASH_WRPR register ******************/
2058#define FLASH_WRPR_WRP_Pos (0U)
2059#define FLASH_WRPR_WRP_Msk (0xFFFFU << FLASH_WRPR_WRP_Pos) /*!< 0x0000FFFF */
2060#define FLASH_WRPR_WRP FLASH_WRPR_WRP_Msk /*!< Write Protection bits */
2061
2062/******************************************************************************/
2063/* */
2064/* General Purpose IOs (GPIO) */
2065/* */
2066/******************************************************************************/
2067/******************* Bit definition for GPIO_MODER register *****************/
2068#define GPIO_MODER_MODE0_Pos (0U)
2069#define GPIO_MODER_MODE0_Msk (0x3U << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */
2070#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk
2071#define GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */
2072#define GPIO_MODER_MODE0_1 (0x2U << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */
2073#define GPIO_MODER_MODE1_Pos (2U)
2074#define GPIO_MODER_MODE1_Msk (0x3U << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */
2075#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk
2076#define GPIO_MODER_MODE1_0 (0x1U << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */
2077#define GPIO_MODER_MODE1_1 (0x2U << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */
2078#define GPIO_MODER_MODE2_Pos (4U)
2079#define GPIO_MODER_MODE2_Msk (0x3U << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */
2080#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk
2081#define GPIO_MODER_MODE2_0 (0x1U << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */
2082#define GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */
2083#define GPIO_MODER_MODE3_Pos (6U)
2084#define GPIO_MODER_MODE3_Msk (0x3U << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */
2085#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk
2086#define GPIO_MODER_MODE3_0 (0x1U << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */
2087#define GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */
2088#define GPIO_MODER_MODE4_Pos (8U)
2089#define GPIO_MODER_MODE4_Msk (0x3U << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */
2090#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk
2091#define GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */
2092#define GPIO_MODER_MODE4_1 (0x2U << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */
2093#define GPIO_MODER_MODE5_Pos (10U)
2094#define GPIO_MODER_MODE5_Msk (0x3U << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */
2095#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk
2096#define GPIO_MODER_MODE5_0 (0x1U << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */
2097#define GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */
2098#define GPIO_MODER_MODE6_Pos (12U)
2099#define GPIO_MODER_MODE6_Msk (0x3U << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */
2100#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk
2101#define GPIO_MODER_MODE6_0 (0x1U << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */
2102#define GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */
2103#define GPIO_MODER_MODE7_Pos (14U)
2104#define GPIO_MODER_MODE7_Msk (0x3U << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */
2105#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk
2106#define GPIO_MODER_MODE7_0 (0x1U << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */
2107#define GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */
2108#define GPIO_MODER_MODE8_Pos (16U)
2109#define GPIO_MODER_MODE8_Msk (0x3U << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */
2110#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk
2111#define GPIO_MODER_MODE8_0 (0x1U << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */
2112#define GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */
2113#define GPIO_MODER_MODE9_Pos (18U)
2114#define GPIO_MODER_MODE9_Msk (0x3U << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */
2115#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk
2116#define GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */
2117#define GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */
2118#define GPIO_MODER_MODE10_Pos (20U)
2119#define GPIO_MODER_MODE10_Msk (0x3U << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */
2120#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk
2121#define GPIO_MODER_MODE10_0 (0x1U << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */
2122#define GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */
2123#define GPIO_MODER_MODE11_Pos (22U)
2124#define GPIO_MODER_MODE11_Msk (0x3U << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */
2125#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk
2126#define GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */
2127#define GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */
2128#define GPIO_MODER_MODE12_Pos (24U)
2129#define GPIO_MODER_MODE12_Msk (0x3U << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */
2130#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk
2131#define GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */
2132#define GPIO_MODER_MODE12_1 (0x2U << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */
2133#define GPIO_MODER_MODE13_Pos (26U)
2134#define GPIO_MODER_MODE13_Msk (0x3U << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */
2135#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk
2136#define GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */
2137#define GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */
2138#define GPIO_MODER_MODE14_Pos (28U)
2139#define GPIO_MODER_MODE14_Msk (0x3U << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */
2140#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk
2141#define GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */
2142#define GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */
2143#define GPIO_MODER_MODE15_Pos (30U)
2144#define GPIO_MODER_MODE15_Msk (0x3U << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */
2145#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk
2146#define GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */
2147#define GPIO_MODER_MODE15_1 (0x2U << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */
2148
2149/****************** Bit definition for GPIO_OTYPER register *****************/
2150#define GPIO_OTYPER_OT_0 (0x00000001U)
2151#define GPIO_OTYPER_OT_1 (0x00000002U)
2152#define GPIO_OTYPER_OT_2 (0x00000004U)
2153#define GPIO_OTYPER_OT_3 (0x00000008U)
2154#define GPIO_OTYPER_OT_4 (0x00000010U)
2155#define GPIO_OTYPER_OT_5 (0x00000020U)
2156#define GPIO_OTYPER_OT_6 (0x00000040U)
2157#define GPIO_OTYPER_OT_7 (0x00000080U)
2158#define GPIO_OTYPER_OT_8 (0x00000100U)
2159#define GPIO_OTYPER_OT_9 (0x00000200U)
2160#define GPIO_OTYPER_OT_10 (0x00000400U)
2161#define GPIO_OTYPER_OT_11 (0x00000800U)
2162#define GPIO_OTYPER_OT_12 (0x00001000U)
2163#define GPIO_OTYPER_OT_13 (0x00002000U)
2164#define GPIO_OTYPER_OT_14 (0x00004000U)
2165#define GPIO_OTYPER_OT_15 (0x00008000U)
2166
2167/**************** Bit definition for GPIO_OSPEEDR register ******************/
2168#define GPIO_OSPEEDER_OSPEED0_Pos (0U)
2169#define GPIO_OSPEEDER_OSPEED0_Msk (0x3U << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000003 */
2170#define GPIO_OSPEEDER_OSPEED0 GPIO_OSPEEDER_OSPEED0_Msk
2171#define GPIO_OSPEEDER_OSPEED0_0 (0x1U << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000001 */
2172#define GPIO_OSPEEDER_OSPEED0_1 (0x2U << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000002 */
2173#define GPIO_OSPEEDER_OSPEED1_Pos (2U)
2174#define GPIO_OSPEEDER_OSPEED1_Msk (0x3U << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x0000000C */
2175#define GPIO_OSPEEDER_OSPEED1 GPIO_OSPEEDER_OSPEED1_Msk
2176#define GPIO_OSPEEDER_OSPEED1_0 (0x1U << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x00000004 */
2177#define GPIO_OSPEEDER_OSPEED1_1 (0x2U << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x00000008 */
2178#define GPIO_OSPEEDER_OSPEED2_Pos (4U)
2179#define GPIO_OSPEEDER_OSPEED2_Msk (0x3U << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000030 */
2180#define GPIO_OSPEEDER_OSPEED2 GPIO_OSPEEDER_OSPEED2_Msk
2181#define GPIO_OSPEEDER_OSPEED2_0 (0x1U << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000010 */
2182#define GPIO_OSPEEDER_OSPEED2_1 (0x2U << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000020 */
2183#define GPIO_OSPEEDER_OSPEED3_Pos (6U)
2184#define GPIO_OSPEEDER_OSPEED3_Msk (0x3U << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x000000C0 */
2185#define GPIO_OSPEEDER_OSPEED3 GPIO_OSPEEDER_OSPEED3_Msk
2186#define GPIO_OSPEEDER_OSPEED3_0 (0x1U << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x00000040 */
2187#define GPIO_OSPEEDER_OSPEED3_1 (0x2U << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x00000080 */
2188#define GPIO_OSPEEDER_OSPEED4_Pos (8U)
2189#define GPIO_OSPEEDER_OSPEED4_Msk (0x3U << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000300 */
2190#define GPIO_OSPEEDER_OSPEED4 GPIO_OSPEEDER_OSPEED4_Msk
2191#define GPIO_OSPEEDER_OSPEED4_0 (0x1U << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000100 */
2192#define GPIO_OSPEEDER_OSPEED4_1 (0x2U << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000200 */
2193#define GPIO_OSPEEDER_OSPEED5_Pos (10U)
2194#define GPIO_OSPEEDER_OSPEED5_Msk (0x3U << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000C00 */
2195#define GPIO_OSPEEDER_OSPEED5 GPIO_OSPEEDER_OSPEED5_Msk
2196#define GPIO_OSPEEDER_OSPEED5_0 (0x1U << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000400 */
2197#define GPIO_OSPEEDER_OSPEED5_1 (0x2U << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000800 */
2198#define GPIO_OSPEEDER_OSPEED6_Pos (12U)
2199#define GPIO_OSPEEDER_OSPEED6_Msk (0x3U << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00003000 */
2200#define GPIO_OSPEEDER_OSPEED6 GPIO_OSPEEDER_OSPEED6_Msk
2201#define GPIO_OSPEEDER_OSPEED6_0 (0x1U << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00001000 */
2202#define GPIO_OSPEEDER_OSPEED6_1 (0x2U << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00002000 */
2203#define GPIO_OSPEEDER_OSPEED7_Pos (14U)
2204#define GPIO_OSPEEDER_OSPEED7_Msk (0x3U << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x0000C000 */
2205#define GPIO_OSPEEDER_OSPEED7 GPIO_OSPEEDER_OSPEED7_Msk
2206#define GPIO_OSPEEDER_OSPEED7_0 (0x1U << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x00004000 */
2207#define GPIO_OSPEEDER_OSPEED7_1 (0x2U << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x00008000 */
2208#define GPIO_OSPEEDER_OSPEED8_Pos (16U)
2209#define GPIO_OSPEEDER_OSPEED8_Msk (0x3U << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00030000 */
2210#define GPIO_OSPEEDER_OSPEED8 GPIO_OSPEEDER_OSPEED8_Msk
2211#define GPIO_OSPEEDER_OSPEED8_0 (0x1U << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00010000 */
2212#define GPIO_OSPEEDER_OSPEED8_1 (0x2U << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00020000 */
2213#define GPIO_OSPEEDER_OSPEED9_Pos (18U)
2214#define GPIO_OSPEEDER_OSPEED9_Msk (0x3U << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x000C0000 */
2215#define GPIO_OSPEEDER_OSPEED9 GPIO_OSPEEDER_OSPEED9_Msk
2216#define GPIO_OSPEEDER_OSPEED9_0 (0x1U << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x00040000 */
2217#define GPIO_OSPEEDER_OSPEED9_1 (0x2U << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x00080000 */
2218#define GPIO_OSPEEDER_OSPEED10_Pos (20U)
2219#define GPIO_OSPEEDER_OSPEED10_Msk (0x3U << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00300000 */
2220#define GPIO_OSPEEDER_OSPEED10 GPIO_OSPEEDER_OSPEED10_Msk
2221#define GPIO_OSPEEDER_OSPEED10_0 (0x1U << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00100000 */
2222#define GPIO_OSPEEDER_OSPEED10_1 (0x2U << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00200000 */
2223#define GPIO_OSPEEDER_OSPEED11_Pos (22U)
2224#define GPIO_OSPEEDER_OSPEED11_Msk (0x3U << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00C00000 */
2225#define GPIO_OSPEEDER_OSPEED11 GPIO_OSPEEDER_OSPEED11_Msk
2226#define GPIO_OSPEEDER_OSPEED11_0 (0x1U << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00400000 */
2227#define GPIO_OSPEEDER_OSPEED11_1 (0x2U << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00800000 */
2228#define GPIO_OSPEEDER_OSPEED12_Pos (24U)
2229#define GPIO_OSPEEDER_OSPEED12_Msk (0x3U << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x03000000 */
2230#define GPIO_OSPEEDER_OSPEED12 GPIO_OSPEEDER_OSPEED12_Msk
2231#define GPIO_OSPEEDER_OSPEED12_0 (0x1U << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x01000000 */
2232#define GPIO_OSPEEDER_OSPEED12_1 (0x2U << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x02000000 */
2233#define GPIO_OSPEEDER_OSPEED13_Pos (26U)
2234#define GPIO_OSPEEDER_OSPEED13_Msk (0x3U << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x0C000000 */
2235#define GPIO_OSPEEDER_OSPEED13 GPIO_OSPEEDER_OSPEED13_Msk
2236#define GPIO_OSPEEDER_OSPEED13_0 (0x1U << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x04000000 */
2237#define GPIO_OSPEEDER_OSPEED13_1 (0x2U << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x08000000 */
2238#define GPIO_OSPEEDER_OSPEED14_Pos (28U)
2239#define GPIO_OSPEEDER_OSPEED14_Msk (0x3U << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x30000000 */
2240#define GPIO_OSPEEDER_OSPEED14 GPIO_OSPEEDER_OSPEED14_Msk
2241#define GPIO_OSPEEDER_OSPEED14_0 (0x1U << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x10000000 */
2242#define GPIO_OSPEEDER_OSPEED14_1 (0x2U << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x20000000 */
2243#define GPIO_OSPEEDER_OSPEED15_Pos (30U)
2244#define GPIO_OSPEEDER_OSPEED15_Msk (0x3U << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0xC0000000 */
2245#define GPIO_OSPEEDER_OSPEED15 GPIO_OSPEEDER_OSPEED15_Msk
2246#define GPIO_OSPEEDER_OSPEED15_0 (0x1U << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0x40000000 */
2247#define GPIO_OSPEEDER_OSPEED15_1 (0x2U << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0x80000000 */
2248
2249/******************* Bit definition for GPIO_PUPDR register ******************/
2250#define GPIO_PUPDR_PUPD0_Pos (0U)
2251#define GPIO_PUPDR_PUPD0_Msk (0x3U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */
2252#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk
2253#define GPIO_PUPDR_PUPD0_0 (0x1U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */
2254#define GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */
2255#define GPIO_PUPDR_PUPD1_Pos (2U)
2256#define GPIO_PUPDR_PUPD1_Msk (0x3U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */
2257#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk
2258#define GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */
2259#define GPIO_PUPDR_PUPD1_1 (0x2U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */
2260#define GPIO_PUPDR_PUPD2_Pos (4U)
2261#define GPIO_PUPDR_PUPD2_Msk (0x3U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */
2262#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk
2263#define GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */
2264#define GPIO_PUPDR_PUPD2_1 (0x2U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */
2265#define GPIO_PUPDR_PUPD3_Pos (6U)
2266#define GPIO_PUPDR_PUPD3_Msk (0x3U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */
2267#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk
2268#define GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */
2269#define GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */
2270#define GPIO_PUPDR_PUPD4_Pos (8U)
2271#define GPIO_PUPDR_PUPD4_Msk (0x3U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */
2272#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk
2273#define GPIO_PUPDR_PUPD4_0 (0x1U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */
2274#define GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */
2275#define GPIO_PUPDR_PUPD5_Pos (10U)
2276#define GPIO_PUPDR_PUPD5_Msk (0x3U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */
2277#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk
2278#define GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */
2279#define GPIO_PUPDR_PUPD5_1 (0x2U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */
2280#define GPIO_PUPDR_PUPD6_Pos (12U)
2281#define GPIO_PUPDR_PUPD6_Msk (0x3U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */
2282#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk
2283#define GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */
2284#define GPIO_PUPDR_PUPD6_1 (0x2U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */
2285#define GPIO_PUPDR_PUPD7_Pos (14U)
2286#define GPIO_PUPDR_PUPD7_Msk (0x3U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */
2287#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk
2288#define GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */
2289#define GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */
2290#define GPIO_PUPDR_PUPD8_Pos (16U)
2291#define GPIO_PUPDR_PUPD8_Msk (0x3U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */
2292#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk
2293#define GPIO_PUPDR_PUPD8_0 (0x1U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */
2294#define GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */
2295#define GPIO_PUPDR_PUPD9_Pos (18U)
2296#define GPIO_PUPDR_PUPD9_Msk (0x3U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */
2297#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk
2298#define GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */
2299#define GPIO_PUPDR_PUPD9_1 (0x2U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */
2300#define GPIO_PUPDR_PUPD10_Pos (20U)
2301#define GPIO_PUPDR_PUPD10_Msk (0x3U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */
2302#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk
2303#define GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */
2304#define GPIO_PUPDR_PUPD10_1 (0x2U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */
2305#define GPIO_PUPDR_PUPD11_Pos (22U)
2306#define GPIO_PUPDR_PUPD11_Msk (0x3U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */
2307#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk
2308#define GPIO_PUPDR_PUPD11_0 (0x1U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */
2309#define GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */
2310#define GPIO_PUPDR_PUPD12_Pos (24U)
2311#define GPIO_PUPDR_PUPD12_Msk (0x3U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */
2312#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk
2313#define GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */
2314#define GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */
2315#define GPIO_PUPDR_PUPD13_Pos (26U)
2316#define GPIO_PUPDR_PUPD13_Msk (0x3U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */
2317#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk
2318#define GPIO_PUPDR_PUPD13_0 (0x1U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */
2319#define GPIO_PUPDR_PUPD13_1 (0x2U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */
2320#define GPIO_PUPDR_PUPD14_Pos (28U)
2321#define GPIO_PUPDR_PUPD14_Msk (0x3U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */
2322#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk
2323#define GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */
2324#define GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */
2325#define GPIO_PUPDR_PUPD15_Pos (30U)
2326#define GPIO_PUPDR_PUPD15_Msk (0x3U << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */
2327#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk
2328#define GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */
2329#define GPIO_PUPDR_PUPD15_1 (0x2U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */
2330
2331/******************* Bit definition for GPIO_IDR register *******************/
2332#define GPIO_IDR_ID0_Pos (0U)
2333#define GPIO_IDR_ID0_Msk (0x1U << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */
2334#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
2335#define GPIO_IDR_ID1_Pos (1U)
2336#define GPIO_IDR_ID1_Msk (0x1U << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */
2337#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
2338#define GPIO_IDR_ID2_Pos (2U)
2339#define GPIO_IDR_ID2_Msk (0x1U << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */
2340#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
2341#define GPIO_IDR_ID3_Pos (3U)
2342#define GPIO_IDR_ID3_Msk (0x1U << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */
2343#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
2344#define GPIO_IDR_ID4_Pos (4U)
2345#define GPIO_IDR_ID4_Msk (0x1U << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */
2346#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
2347#define GPIO_IDR_ID5_Pos (5U)
2348#define GPIO_IDR_ID5_Msk (0x1U << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */
2349#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
2350#define GPIO_IDR_ID6_Pos (6U)
2351#define GPIO_IDR_ID6_Msk (0x1U << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */
2352#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
2353#define GPIO_IDR_ID7_Pos (7U)
2354#define GPIO_IDR_ID7_Msk (0x1U << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */
2355#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
2356#define GPIO_IDR_ID8_Pos (8U)
2357#define GPIO_IDR_ID8_Msk (0x1U << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */
2358#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
2359#define GPIO_IDR_ID9_Pos (9U)
2360#define GPIO_IDR_ID9_Msk (0x1U << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */
2361#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
2362#define GPIO_IDR_ID10_Pos (10U)
2363#define GPIO_IDR_ID10_Msk (0x1U << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */
2364#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
2365#define GPIO_IDR_ID11_Pos (11U)
2366#define GPIO_IDR_ID11_Msk (0x1U << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */
2367#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
2368#define GPIO_IDR_ID12_Pos (12U)
2369#define GPIO_IDR_ID12_Msk (0x1U << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */
2370#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
2371#define GPIO_IDR_ID13_Pos (13U)
2372#define GPIO_IDR_ID13_Msk (0x1U << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */
2373#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
2374#define GPIO_IDR_ID14_Pos (14U)
2375#define GPIO_IDR_ID14_Msk (0x1U << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */
2376#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
2377#define GPIO_IDR_ID15_Pos (15U)
2378#define GPIO_IDR_ID15_Msk (0x1U << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */
2379#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
2380
2381/****************** Bit definition for GPIO_ODR register ********************/
2382#define GPIO_ODR_OD0_Pos (0U)
2383#define GPIO_ODR_OD0_Msk (0x1U << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */
2384#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
2385#define GPIO_ODR_OD1_Pos (1U)
2386#define GPIO_ODR_OD1_Msk (0x1U << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */
2387#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
2388#define GPIO_ODR_OD2_Pos (2U)
2389#define GPIO_ODR_OD2_Msk (0x1U << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */
2390#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
2391#define GPIO_ODR_OD3_Pos (3U)
2392#define GPIO_ODR_OD3_Msk (0x1U << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */
2393#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
2394#define GPIO_ODR_OD4_Pos (4U)
2395#define GPIO_ODR_OD4_Msk (0x1U << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */
2396#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
2397#define GPIO_ODR_OD5_Pos (5U)
2398#define GPIO_ODR_OD5_Msk (0x1U << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */
2399#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
2400#define GPIO_ODR_OD6_Pos (6U)
2401#define GPIO_ODR_OD6_Msk (0x1U << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */
2402#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
2403#define GPIO_ODR_OD7_Pos (7U)
2404#define GPIO_ODR_OD7_Msk (0x1U << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */
2405#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
2406#define GPIO_ODR_OD8_Pos (8U)
2407#define GPIO_ODR_OD8_Msk (0x1U << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */
2408#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
2409#define GPIO_ODR_OD9_Pos (9U)
2410#define GPIO_ODR_OD9_Msk (0x1U << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */
2411#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
2412#define GPIO_ODR_OD10_Pos (10U)
2413#define GPIO_ODR_OD10_Msk (0x1U << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */
2414#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
2415#define GPIO_ODR_OD11_Pos (11U)
2416#define GPIO_ODR_OD11_Msk (0x1U << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */
2417#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
2418#define GPIO_ODR_OD12_Pos (12U)
2419#define GPIO_ODR_OD12_Msk (0x1U << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */
2420#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
2421#define GPIO_ODR_OD13_Pos (13U)
2422#define GPIO_ODR_OD13_Msk (0x1U << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */
2423#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
2424#define GPIO_ODR_OD14_Pos (14U)
2425#define GPIO_ODR_OD14_Msk (0x1U << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */
2426#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
2427#define GPIO_ODR_OD15_Pos (15U)
2428#define GPIO_ODR_OD15_Msk (0x1U << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */
2429#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
2430
2431/****************** Bit definition for GPIO_BSRR register ********************/
2432#define GPIO_BSRR_BS_0 (0x00000001U)
2433#define GPIO_BSRR_BS_1 (0x00000002U)
2434#define GPIO_BSRR_BS_2 (0x00000004U)
2435#define GPIO_BSRR_BS_3 (0x00000008U)
2436#define GPIO_BSRR_BS_4 (0x00000010U)
2437#define GPIO_BSRR_BS_5 (0x00000020U)
2438#define GPIO_BSRR_BS_6 (0x00000040U)
2439#define GPIO_BSRR_BS_7 (0x00000080U)
2440#define GPIO_BSRR_BS_8 (0x00000100U)
2441#define GPIO_BSRR_BS_9 (0x00000200U)
2442#define GPIO_BSRR_BS_10 (0x00000400U)
2443#define GPIO_BSRR_BS_11 (0x00000800U)
2444#define GPIO_BSRR_BS_12 (0x00001000U)
2445#define GPIO_BSRR_BS_13 (0x00002000U)
2446#define GPIO_BSRR_BS_14 (0x00004000U)
2447#define GPIO_BSRR_BS_15 (0x00008000U)
2448#define GPIO_BSRR_BR_0 (0x00010000U)
2449#define GPIO_BSRR_BR_1 (0x00020000U)
2450#define GPIO_BSRR_BR_2 (0x00040000U)
2451#define GPIO_BSRR_BR_3 (0x00080000U)
2452#define GPIO_BSRR_BR_4 (0x00100000U)
2453#define GPIO_BSRR_BR_5 (0x00200000U)
2454#define GPIO_BSRR_BR_6 (0x00400000U)
2455#define GPIO_BSRR_BR_7 (0x00800000U)
2456#define GPIO_BSRR_BR_8 (0x01000000U)
2457#define GPIO_BSRR_BR_9 (0x02000000U)
2458#define GPIO_BSRR_BR_10 (0x04000000U)
2459#define GPIO_BSRR_BR_11 (0x08000000U)
2460#define GPIO_BSRR_BR_12 (0x10000000U)
2461#define GPIO_BSRR_BR_13 (0x20000000U)
2462#define GPIO_BSRR_BR_14 (0x40000000U)
2463#define GPIO_BSRR_BR_15 (0x80000000U)
2464
2465/****************** Bit definition for GPIO_LCKR register ********************/
2466#define GPIO_LCKR_LCK0_Pos (0U)
2467#define GPIO_LCKR_LCK0_Msk (0x1U << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */
2468#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
2469#define GPIO_LCKR_LCK1_Pos (1U)
2470#define GPIO_LCKR_LCK1_Msk (0x1U << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */
2471#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
2472#define GPIO_LCKR_LCK2_Pos (2U)
2473#define GPIO_LCKR_LCK2_Msk (0x1U << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */
2474#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
2475#define GPIO_LCKR_LCK3_Pos (3U)
2476#define GPIO_LCKR_LCK3_Msk (0x1U << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */
2477#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
2478#define GPIO_LCKR_LCK4_Pos (4U)
2479#define GPIO_LCKR_LCK4_Msk (0x1U << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */
2480#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
2481#define GPIO_LCKR_LCK5_Pos (5U)
2482#define GPIO_LCKR_LCK5_Msk (0x1U << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */
2483#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
2484#define GPIO_LCKR_LCK6_Pos (6U)
2485#define GPIO_LCKR_LCK6_Msk (0x1U << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */
2486#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
2487#define GPIO_LCKR_LCK7_Pos (7U)
2488#define GPIO_LCKR_LCK7_Msk (0x1U << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */
2489#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
2490#define GPIO_LCKR_LCK8_Pos (8U)
2491#define GPIO_LCKR_LCK8_Msk (0x1U << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */
2492#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
2493#define GPIO_LCKR_LCK9_Pos (9U)
2494#define GPIO_LCKR_LCK9_Msk (0x1U << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */
2495#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
2496#define GPIO_LCKR_LCK10_Pos (10U)
2497#define GPIO_LCKR_LCK10_Msk (0x1U << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */
2498#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
2499#define GPIO_LCKR_LCK11_Pos (11U)
2500#define GPIO_LCKR_LCK11_Msk (0x1U << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */
2501#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
2502#define GPIO_LCKR_LCK12_Pos (12U)
2503#define GPIO_LCKR_LCK12_Msk (0x1U << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */
2504#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
2505#define GPIO_LCKR_LCK13_Pos (13U)
2506#define GPIO_LCKR_LCK13_Msk (0x1U << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */
2507#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
2508#define GPIO_LCKR_LCK14_Pos (14U)
2509#define GPIO_LCKR_LCK14_Msk (0x1U << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */
2510#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
2511#define GPIO_LCKR_LCK15_Pos (15U)
2512#define GPIO_LCKR_LCK15_Msk (0x1U << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */
2513#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
2514#define GPIO_LCKR_LCKK_Pos (16U)
2515#define GPIO_LCKR_LCKK_Msk (0x1U << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */
2516#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
2517
2518/****************** Bit definition for GPIO_AFRL register ********************/
2519#define GPIO_AFRL_AFRL0_Pos (0U)
2520#define GPIO_AFRL_AFRL0_Msk (0xFU << GPIO_AFRL_AFRL0_Pos) /*!< 0x0000000F */
2521#define GPIO_AFRL_AFRL0 GPIO_AFRL_AFRL0_Msk
2522#define GPIO_AFRL_AFRL1_Pos (4U)
2523#define GPIO_AFRL_AFRL1_Msk (0xFU << GPIO_AFRL_AFRL1_Pos) /*!< 0x000000F0 */
2524#define GPIO_AFRL_AFRL1 GPIO_AFRL_AFRL1_Msk
2525#define GPIO_AFRL_AFRL2_Pos (8U)
2526#define GPIO_AFRL_AFRL2_Msk (0xFU << GPIO_AFRL_AFRL2_Pos) /*!< 0x00000F00 */
2527#define GPIO_AFRL_AFRL2 GPIO_AFRL_AFRL2_Msk
2528#define GPIO_AFRL_AFRL3_Pos (12U)
2529#define GPIO_AFRL_AFRL3_Msk (0xFU << GPIO_AFRL_AFRL3_Pos) /*!< 0x0000F000 */
2530#define GPIO_AFRL_AFRL3 GPIO_AFRL_AFRL3_Msk
2531#define GPIO_AFRL_AFRL4_Pos (16U)
2532#define GPIO_AFRL_AFRL4_Msk (0xFU << GPIO_AFRL_AFRL4_Pos) /*!< 0x000F0000 */
2533#define GPIO_AFRL_AFRL4 GPIO_AFRL_AFRL4_Msk
2534#define GPIO_AFRL_AFRL5_Pos (20U)
2535#define GPIO_AFRL_AFRL5_Msk (0xFU << GPIO_AFRL_AFRL5_Pos) /*!< 0x00F00000 */
2536#define GPIO_AFRL_AFRL5 GPIO_AFRL_AFRL5_Msk
2537#define GPIO_AFRL_AFRL6_Pos (24U)
2538#define GPIO_AFRL_AFRL6_Msk (0xFU << GPIO_AFRL_AFRL6_Pos) /*!< 0x0F000000 */
2539#define GPIO_AFRL_AFRL6 GPIO_AFRL_AFRL6_Msk
2540#define GPIO_AFRL_AFRL7_Pos (28U)
2541#define GPIO_AFRL_AFRL7_Msk (0xFU << GPIO_AFRL_AFRL7_Pos) /*!< 0xF0000000 */
2542#define GPIO_AFRL_AFRL7 GPIO_AFRL_AFRL7_Msk
2543
2544/****************** Bit definition for GPIO_AFRH register ********************/
2545#define GPIO_AFRH_AFRH0_Pos (0U)
2546#define GPIO_AFRH_AFRH0_Msk (0xFU << GPIO_AFRH_AFRH0_Pos) /*!< 0x0000000F */
2547#define GPIO_AFRH_AFRH0 GPIO_AFRH_AFRH0_Msk
2548#define GPIO_AFRH_AFRH1_Pos (4U)
2549#define GPIO_AFRH_AFRH1_Msk (0xFU << GPIO_AFRH_AFRH1_Pos) /*!< 0x000000F0 */
2550#define GPIO_AFRH_AFRH1 GPIO_AFRH_AFRH1_Msk
2551#define GPIO_AFRH_AFRH2_Pos (8U)
2552#define GPIO_AFRH_AFRH2_Msk (0xFU << GPIO_AFRH_AFRH2_Pos) /*!< 0x00000F00 */
2553#define GPIO_AFRH_AFRH2 GPIO_AFRH_AFRH2_Msk
2554#define GPIO_AFRH_AFRH3_Pos (12U)
2555#define GPIO_AFRH_AFRH3_Msk (0xFU << GPIO_AFRH_AFRH3_Pos) /*!< 0x0000F000 */
2556#define GPIO_AFRH_AFRH3 GPIO_AFRH_AFRH3_Msk
2557#define GPIO_AFRH_AFRH4_Pos (16U)
2558#define GPIO_AFRH_AFRH4_Msk (0xFU << GPIO_AFRH_AFRH4_Pos) /*!< 0x000F0000 */
2559#define GPIO_AFRH_AFRH4 GPIO_AFRH_AFRH4_Msk
2560#define GPIO_AFRH_AFRH5_Pos (20U)
2561#define GPIO_AFRH_AFRH5_Msk (0xFU << GPIO_AFRH_AFRH5_Pos) /*!< 0x00F00000 */
2562#define GPIO_AFRH_AFRH5 GPIO_AFRH_AFRH5_Msk
2563#define GPIO_AFRH_AFRH6_Pos (24U)
2564#define GPIO_AFRH_AFRH6_Msk (0xFU << GPIO_AFRH_AFRH6_Pos) /*!< 0x0F000000 */
2565#define GPIO_AFRH_AFRH6 GPIO_AFRH_AFRH6_Msk
2566#define GPIO_AFRH_AFRH7_Pos (28U)
2567#define GPIO_AFRH_AFRH7_Msk (0xFU << GPIO_AFRH_AFRH7_Pos) /*!< 0xF0000000 */
2568#define GPIO_AFRH_AFRH7 GPIO_AFRH_AFRH7_Msk
2569
2570/****************** Bit definition for GPIO_BRR register *********************/
2571#define GPIO_BRR_BR_0 (0x00000001U)
2572#define GPIO_BRR_BR_1 (0x00000002U)
2573#define GPIO_BRR_BR_2 (0x00000004U)
2574#define GPIO_BRR_BR_3 (0x00000008U)
2575#define GPIO_BRR_BR_4 (0x00000010U)
2576#define GPIO_BRR_BR_5 (0x00000020U)
2577#define GPIO_BRR_BR_6 (0x00000040U)
2578#define GPIO_BRR_BR_7 (0x00000080U)
2579#define GPIO_BRR_BR_8 (0x00000100U)
2580#define GPIO_BRR_BR_9 (0x00000200U)
2581#define GPIO_BRR_BR_10 (0x00000400U)
2582#define GPIO_BRR_BR_11 (0x00000800U)
2583#define GPIO_BRR_BR_12 (0x00001000U)
2584#define GPIO_BRR_BR_13 (0x00002000U)
2585#define GPIO_BRR_BR_14 (0x00004000U)
2586#define GPIO_BRR_BR_15 (0x00008000U)
2587
2588/******************************************************************************/
2589/* */
2590/* Inter-integrated Circuit Interface (I2C) */
2591/* */
2592/******************************************************************************/
2593
2594/******************* Bit definition for I2C_CR1 register *******************/
2595#define I2C_CR1_PE_Pos (0U)
2596#define I2C_CR1_PE_Msk (0x1U << I2C_CR1_PE_Pos) /*!< 0x00000001 */
2597#define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */
2598#define I2C_CR1_TXIE_Pos (1U)
2599#define I2C_CR1_TXIE_Msk (0x1U << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */
2600#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */
2601#define I2C_CR1_RXIE_Pos (2U)
2602#define I2C_CR1_RXIE_Msk (0x1U << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */
2603#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */
2604#define I2C_CR1_ADDRIE_Pos (3U)
2605#define I2C_CR1_ADDRIE_Msk (0x1U << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */
2606#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */
2607#define I2C_CR1_NACKIE_Pos (4U)
2608#define I2C_CR1_NACKIE_Msk (0x1U << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */
2609#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */
2610#define I2C_CR1_STOPIE_Pos (5U)
2611#define I2C_CR1_STOPIE_Msk (0x1U << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */
2612#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */
2613#define I2C_CR1_TCIE_Pos (6U)
2614#define I2C_CR1_TCIE_Msk (0x1U << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */
2615#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */
2616#define I2C_CR1_ERRIE_Pos (7U)
2617#define I2C_CR1_ERRIE_Msk (0x1U << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */
2618#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */
2619#define I2C_CR1_DNF_Pos (8U)
2620#define I2C_CR1_DNF_Msk (0xFU << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */
2621#define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */
2622#define I2C_CR1_ANFOFF_Pos (12U)
2623#define I2C_CR1_ANFOFF_Msk (0x1U << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */
2624#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */
2625#define I2C_CR1_TXDMAEN_Pos (14U)
2626#define I2C_CR1_TXDMAEN_Msk (0x1U << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */
2627#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */
2628#define I2C_CR1_RXDMAEN_Pos (15U)
2629#define I2C_CR1_RXDMAEN_Msk (0x1U << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */
2630#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */
2631#define I2C_CR1_SBC_Pos (16U)
2632#define I2C_CR1_SBC_Msk (0x1U << I2C_CR1_SBC_Pos) /*!< 0x00010000 */
2633#define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */
2634#define I2C_CR1_NOSTRETCH_Pos (17U)
2635#define I2C_CR1_NOSTRETCH_Msk (0x1U << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */
2636#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */
2637#define I2C_CR1_WUPEN_Pos (18U)
2638#define I2C_CR1_WUPEN_Msk (0x1U << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */
2639#define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */
2640#define I2C_CR1_GCEN_Pos (19U)
2641#define I2C_CR1_GCEN_Msk (0x1U << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */
2642#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */
2643#define I2C_CR1_SMBHEN_Pos (20U)
2644#define I2C_CR1_SMBHEN_Msk (0x1U << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */
2645#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */
2646#define I2C_CR1_SMBDEN_Pos (21U)
2647#define I2C_CR1_SMBDEN_Msk (0x1U << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */
2648#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */
2649#define I2C_CR1_ALERTEN_Pos (22U)
2650#define I2C_CR1_ALERTEN_Msk (0x1U << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */
2651#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */
2652#define I2C_CR1_PECEN_Pos (23U)
2653#define I2C_CR1_PECEN_Msk (0x1U << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */
2654#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */
2655
2656/****************** Bit definition for I2C_CR2 register ********************/
2657#define I2C_CR2_SADD_Pos (0U)
2658#define I2C_CR2_SADD_Msk (0x3FFU << I2C_CR2_SADD_Pos) /*!< 0x000003FF */
2659#define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */
2660#define I2C_CR2_RD_WRN_Pos (10U)
2661#define I2C_CR2_RD_WRN_Msk (0x1U << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */
2662#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */
2663#define I2C_CR2_ADD10_Pos (11U)
2664#define I2C_CR2_ADD10_Msk (0x1U << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */
2665#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */
2666#define I2C_CR2_HEAD10R_Pos (12U)
2667#define I2C_CR2_HEAD10R_Msk (0x1U << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */
2668#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */
2669#define I2C_CR2_START_Pos (13U)
2670#define I2C_CR2_START_Msk (0x1U << I2C_CR2_START_Pos) /*!< 0x00002000 */
2671#define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */
2672#define I2C_CR2_STOP_Pos (14U)
2673#define I2C_CR2_STOP_Msk (0x1U << I2C_CR2_STOP_Pos) /*!< 0x00004000 */
2674#define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */
2675#define I2C_CR2_NACK_Pos (15U)
2676#define I2C_CR2_NACK_Msk (0x1U << I2C_CR2_NACK_Pos) /*!< 0x00008000 */
2677#define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */
2678#define I2C_CR2_NBYTES_Pos (16U)
2679#define I2C_CR2_NBYTES_Msk (0xFFU << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */
2680#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */
2681#define I2C_CR2_RELOAD_Pos (24U)
2682#define I2C_CR2_RELOAD_Msk (0x1U << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */
2683#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */
2684#define I2C_CR2_AUTOEND_Pos (25U)
2685#define I2C_CR2_AUTOEND_Msk (0x1U << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */
2686#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */
2687#define I2C_CR2_PECBYTE_Pos (26U)
2688#define I2C_CR2_PECBYTE_Msk (0x1U << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */
2689#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */
2690
2691/******************* Bit definition for I2C_OAR1 register ******************/
2692#define I2C_OAR1_OA1_Pos (0U)
2693#define I2C_OAR1_OA1_Msk (0x3FFU << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */
2694#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */
2695#define I2C_OAR1_OA1MODE_Pos (10U)
2696#define I2C_OAR1_OA1MODE_Msk (0x1U << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */
2697#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */
2698#define I2C_OAR1_OA1EN_Pos (15U)
2699#define I2C_OAR1_OA1EN_Msk (0x1U << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */
2700#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */
2701
2702/******************* Bit definition for I2C_OAR2 register ******************/
2703#define I2C_OAR2_OA2_Pos (1U)
2704#define I2C_OAR2_OA2_Msk (0x7FU << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */
2705#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */
2706#define I2C_OAR2_OA2MSK_Pos (8U)
2707#define I2C_OAR2_OA2MSK_Msk (0x7U << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */
2708#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */
2709#define I2C_OAR2_OA2NOMASK (0x00000000U) /*!< No mask */
2710#define I2C_OAR2_OA2MASK01_Pos (8U)
2711#define I2C_OAR2_OA2MASK01_Msk (0x1U << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
2712#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */
2713#define I2C_OAR2_OA2MASK02_Pos (9U)
2714#define I2C_OAR2_OA2MASK02_Msk (0x1U << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */
2715#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
2716#define I2C_OAR2_OA2MASK03_Pos (8U)
2717#define I2C_OAR2_OA2MASK03_Msk (0x3U << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */
2718#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
2719#define I2C_OAR2_OA2MASK04_Pos (10U)
2720#define I2C_OAR2_OA2MASK04_Msk (0x1U << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */
2721#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
2722#define I2C_OAR2_OA2MASK05_Pos (8U)
2723#define I2C_OAR2_OA2MASK05_Msk (0x5U << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */
2724#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
2725#define I2C_OAR2_OA2MASK06_Pos (9U)
2726#define I2C_OAR2_OA2MASK06_Msk (0x3U << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */
2727#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */
2728#define I2C_OAR2_OA2MASK07_Pos (8U)
2729#define I2C_OAR2_OA2MASK07_Msk (0x7U << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */
2730#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */
2731#define I2C_OAR2_OA2EN_Pos (15U)
2732#define I2C_OAR2_OA2EN_Msk (0x1U << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */
2733#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */
2734
2735/******************* Bit definition for I2C_TIMINGR register *******************/
2736#define I2C_TIMINGR_SCLL_Pos (0U)
2737#define I2C_TIMINGR_SCLL_Msk (0xFFU << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */
2738#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */
2739#define I2C_TIMINGR_SCLH_Pos (8U)
2740#define I2C_TIMINGR_SCLH_Msk (0xFFU << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */
2741#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */
2742#define I2C_TIMINGR_SDADEL_Pos (16U)
2743#define I2C_TIMINGR_SDADEL_Msk (0xFU << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */
2744#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */
2745#define I2C_TIMINGR_SCLDEL_Pos (20U)
2746#define I2C_TIMINGR_SCLDEL_Msk (0xFU << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */
2747#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */
2748#define I2C_TIMINGR_PRESC_Pos (28U)
2749#define I2C_TIMINGR_PRESC_Msk (0xFU << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */
2750#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */
2751
2752/******************* Bit definition for I2C_TIMEOUTR register *******************/
2753#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U)
2754#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFU << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */
2755#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */
2756#define I2C_TIMEOUTR_TIDLE_Pos (12U)
2757#define I2C_TIMEOUTR_TIDLE_Msk (0x1U << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */
2758#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */
2759#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U)
2760#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1U << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */
2761#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */
2762#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U)
2763#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFU << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */
2764#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B*/
2765#define I2C_TIMEOUTR_TEXTEN_Pos (31U)
2766#define I2C_TIMEOUTR_TEXTEN_Msk (0x1U << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */
2767#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */
2768
2769/****************** Bit definition for I2C_ISR register *********************/
2770#define I2C_ISR_TXE_Pos (0U)
2771#define I2C_ISR_TXE_Msk (0x1U << I2C_ISR_TXE_Pos) /*!< 0x00000001 */
2772#define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */
2773#define I2C_ISR_TXIS_Pos (1U)
2774#define I2C_ISR_TXIS_Msk (0x1U << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */
2775#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */
2776#define I2C_ISR_RXNE_Pos (2U)
2777#define I2C_ISR_RXNE_Msk (0x1U << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */
2778#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */
2779#define I2C_ISR_ADDR_Pos (3U)
2780#define I2C_ISR_ADDR_Msk (0x1U << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */
2781#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode)*/
2782#define I2C_ISR_NACKF_Pos (4U)
2783#define I2C_ISR_NACKF_Msk (0x1U << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */
2784#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */
2785#define I2C_ISR_STOPF_Pos (5U)
2786#define I2C_ISR_STOPF_Msk (0x1U << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */
2787#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */
2788#define I2C_ISR_TC_Pos (6U)
2789#define I2C_ISR_TC_Msk (0x1U << I2C_ISR_TC_Pos) /*!< 0x00000040 */
2790#define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */
2791#define I2C_ISR_TCR_Pos (7U)
2792#define I2C_ISR_TCR_Msk (0x1U << I2C_ISR_TCR_Pos) /*!< 0x00000080 */
2793#define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */
2794#define I2C_ISR_BERR_Pos (8U)
2795#define I2C_ISR_BERR_Msk (0x1U << I2C_ISR_BERR_Pos) /*!< 0x00000100 */
2796#define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */
2797#define I2C_ISR_ARLO_Pos (9U)
2798#define I2C_ISR_ARLO_Msk (0x1U << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */
2799#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */
2800#define I2C_ISR_OVR_Pos (10U)
2801#define I2C_ISR_OVR_Msk (0x1U << I2C_ISR_OVR_Pos) /*!< 0x00000400 */
2802#define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */
2803#define I2C_ISR_PECERR_Pos (11U)
2804#define I2C_ISR_PECERR_Msk (0x1U << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */
2805#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */
2806#define I2C_ISR_TIMEOUT_Pos (12U)
2807#define I2C_ISR_TIMEOUT_Msk (0x1U << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */
2808#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */
2809#define I2C_ISR_ALERT_Pos (13U)
2810#define I2C_ISR_ALERT_Msk (0x1U << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */
2811#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */
2812#define I2C_ISR_BUSY_Pos (15U)
2813#define I2C_ISR_BUSY_Msk (0x1U << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */
2814#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */
2815#define I2C_ISR_DIR_Pos (16U)
2816#define I2C_ISR_DIR_Msk (0x1U << I2C_ISR_DIR_Pos) /*!< 0x00010000 */
2817#define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */
2818#define I2C_ISR_ADDCODE_Pos (17U)
2819#define I2C_ISR_ADDCODE_Msk (0x7FU << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */
2820#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */
2821
2822/****************** Bit definition for I2C_ICR register *********************/
2823#define I2C_ICR_ADDRCF_Pos (3U)
2824#define I2C_ICR_ADDRCF_Msk (0x1U << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */
2825#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */
2826#define I2C_ICR_NACKCF_Pos (4U)
2827#define I2C_ICR_NACKCF_Msk (0x1U << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */
2828#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */
2829#define I2C_ICR_STOPCF_Pos (5U)
2830#define I2C_ICR_STOPCF_Msk (0x1U << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */
2831#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */
2832#define I2C_ICR_BERRCF_Pos (8U)
2833#define I2C_ICR_BERRCF_Msk (0x1U << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */
2834#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */
2835#define I2C_ICR_ARLOCF_Pos (9U)
2836#define I2C_ICR_ARLOCF_Msk (0x1U << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */
2837#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */
2838#define I2C_ICR_OVRCF_Pos (10U)
2839#define I2C_ICR_OVRCF_Msk (0x1U << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */
2840#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */
2841#define I2C_ICR_PECCF_Pos (11U)
2842#define I2C_ICR_PECCF_Msk (0x1U << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */
2843#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */
2844#define I2C_ICR_TIMOUTCF_Pos (12U)
2845#define I2C_ICR_TIMOUTCF_Msk (0x1U << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */
2846#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */
2847#define I2C_ICR_ALERTCF_Pos (13U)
2848#define I2C_ICR_ALERTCF_Msk (0x1U << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */
2849#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */
2850
2851/****************** Bit definition for I2C_PECR register *********************/
2852#define I2C_PECR_PEC_Pos (0U)
2853#define I2C_PECR_PEC_Msk (0xFFU << I2C_PECR_PEC_Pos) /*!< 0x000000FF */
2854#define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */
2855
2856/****************** Bit definition for I2C_RXDR register *********************/
2857#define I2C_RXDR_RXDATA_Pos (0U)
2858#define I2C_RXDR_RXDATA_Msk (0xFFU << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */
2859#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */
2860
2861/****************** Bit definition for I2C_TXDR register *********************/
2862#define I2C_TXDR_TXDATA_Pos (0U)
2863#define I2C_TXDR_TXDATA_Msk (0xFFU << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */
2864#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */
2865
2866/******************************************************************************/
2867/* */
2868/* Independent WATCHDOG (IWDG) */
2869/* */
2870/******************************************************************************/
2871/******************* Bit definition for IWDG_KR register ********************/
2872#define IWDG_KR_KEY_Pos (0U)
2873#define IWDG_KR_KEY_Msk (0xFFFFU << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */
2874#define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!< Key value (write only, read 0000h) */
2875
2876/******************* Bit definition for IWDG_PR register ********************/
2877#define IWDG_PR_PR_Pos (0U)
2878#define IWDG_PR_PR_Msk (0x7U << IWDG_PR_PR_Pos) /*!< 0x00000007 */
2879#define IWDG_PR_PR IWDG_PR_PR_Msk /*!< PR[2:0] (Prescaler divider) */
2880#define IWDG_PR_PR_0 (0x1U << IWDG_PR_PR_Pos) /*!< 0x00000001 */
2881#define IWDG_PR_PR_1 (0x2U << IWDG_PR_PR_Pos) /*!< 0x00000002 */
2882#define IWDG_PR_PR_2 (0x4U << IWDG_PR_PR_Pos) /*!< 0x00000004 */
2883
2884/******************* Bit definition for IWDG_RLR register *******************/
2885#define IWDG_RLR_RL_Pos (0U)
2886#define IWDG_RLR_RL_Msk (0xFFFU << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */
2887#define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!< Watchdog counter reload value */
2888
2889/******************* Bit definition for IWDG_SR register ********************/
2890#define IWDG_SR_PVU_Pos (0U)
2891#define IWDG_SR_PVU_Msk (0x1U << IWDG_SR_PVU_Pos) /*!< 0x00000001 */
2892#define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!< Watchdog prescaler value update */
2893#define IWDG_SR_RVU_Pos (1U)
2894#define IWDG_SR_RVU_Msk (0x1U << IWDG_SR_RVU_Pos) /*!< 0x00000002 */
2895#define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!< Watchdog counter reload value update */
2896#define IWDG_SR_WVU_Pos (2U)
2897#define IWDG_SR_WVU_Msk (0x1U << IWDG_SR_WVU_Pos) /*!< 0x00000004 */
2898#define IWDG_SR_WVU IWDG_SR_WVU_Msk /*!< Watchdog counter window value update */
2899
2900/******************* Bit definition for IWDG_KR register ********************/
2901#define IWDG_WINR_WIN_Pos (0U)
2902#define IWDG_WINR_WIN_Msk (0xFFFU << IWDG_WINR_WIN_Pos) /*!< 0x00000FFF */
2903#define IWDG_WINR_WIN IWDG_WINR_WIN_Msk /*!< Watchdog counter window value */
2904
2905/******************************************************************************/
2906/* */
2907/* Low Power Timer (LPTTIM) */
2908/* */
2909/******************************************************************************/
2910/****************** Bit definition for LPTIM_ISR register *******************/
2911#define LPTIM_ISR_CMPM_Pos (0U)
2912#define LPTIM_ISR_CMPM_Msk (0x1U << LPTIM_ISR_CMPM_Pos) /*!< 0x00000001 */
2913#define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk /*!< Compare match */
2914#define LPTIM_ISR_ARRM_Pos (1U)
2915#define LPTIM_ISR_ARRM_Msk (0x1U << LPTIM_ISR_ARRM_Pos) /*!< 0x00000002 */
2916#define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk /*!< Autoreload match */
2917#define LPTIM_ISR_EXTTRIG_Pos (2U)
2918#define LPTIM_ISR_EXTTRIG_Msk (0x1U << LPTIM_ISR_EXTTRIG_Pos) /*!< 0x00000004 */
2919#define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk /*!< External trigger edge event */
2920#define LPTIM_ISR_CMPOK_Pos (3U)
2921#define LPTIM_ISR_CMPOK_Msk (0x1U << LPTIM_ISR_CMPOK_Pos) /*!< 0x00000008 */
2922#define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk /*!< Compare register update OK */
2923#define LPTIM_ISR_ARROK_Pos (4U)
2924#define LPTIM_ISR_ARROK_Msk (0x1U << LPTIM_ISR_ARROK_Pos) /*!< 0x00000010 */
2925#define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk /*!< Autoreload register update OK */
2926#define LPTIM_ISR_UP_Pos (5U)
2927#define LPTIM_ISR_UP_Msk (0x1U << LPTIM_ISR_UP_Pos) /*!< 0x00000020 */
2928#define LPTIM_ISR_UP LPTIM_ISR_UP_Msk /*!< Counter direction change down to up */
2929#define LPTIM_ISR_DOWN_Pos (6U)
2930#define LPTIM_ISR_DOWN_Msk (0x1U << LPTIM_ISR_DOWN_Pos) /*!< 0x00000040 */
2931#define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk /*!< Counter direction change up to down */
2932
2933/****************** Bit definition for LPTIM_ICR register *******************/
2934#define LPTIM_ICR_CMPMCF_Pos (0U)
2935#define LPTIM_ICR_CMPMCF_Msk (0x1U << LPTIM_ICR_CMPMCF_Pos) /*!< 0x00000001 */
2936#define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk /*!< Compare match Clear Flag */
2937#define LPTIM_ICR_ARRMCF_Pos (1U)
2938#define LPTIM_ICR_ARRMCF_Msk (0x1U << LPTIM_ICR_ARRMCF_Pos) /*!< 0x00000002 */
2939#define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk /*!< Autoreload match Clear Flag */
2940#define LPTIM_ICR_EXTTRIGCF_Pos (2U)
2941#define LPTIM_ICR_EXTTRIGCF_Msk (0x1U << LPTIM_ICR_EXTTRIGCF_Pos) /*!< 0x00000004 */
2942#define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk /*!< External trigger edge event Clear Flag */
2943#define LPTIM_ICR_CMPOKCF_Pos (3U)
2944#define LPTIM_ICR_CMPOKCF_Msk (0x1U << LPTIM_ICR_CMPOKCF_Pos) /*!< 0x00000008 */
2945#define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk /*!< Compare register update OK Clear Flag */
2946#define LPTIM_ICR_ARROKCF_Pos (4U)
2947#define LPTIM_ICR_ARROKCF_Msk (0x1U << LPTIM_ICR_ARROKCF_Pos) /*!< 0x00000010 */
2948#define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk /*!< Autoreload register update OK Clear Flag */
2949#define LPTIM_ICR_UPCF_Pos (5U)
2950#define LPTIM_ICR_UPCF_Msk (0x1U << LPTIM_ICR_UPCF_Pos) /*!< 0x00000020 */
2951#define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk /*!< Counter direction change down to up Clear Flag */
2952#define LPTIM_ICR_DOWNCF_Pos (6U)
2953#define LPTIM_ICR_DOWNCF_Msk (0x1U << LPTIM_ICR_DOWNCF_Pos) /*!< 0x00000040 */
2954#define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk /*!< Counter direction change up to down Clear Flag */
2955
2956/****************** Bit definition for LPTIM_IER register ********************/
2957#define LPTIM_IER_CMPMIE_Pos (0U)
2958#define LPTIM_IER_CMPMIE_Msk (0x1U << LPTIM_IER_CMPMIE_Pos) /*!< 0x00000001 */
2959#define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk /*!< Compare match Interrupt Enable */
2960#define LPTIM_IER_ARRMIE_Pos (1U)
2961#define LPTIM_IER_ARRMIE_Msk (0x1U << LPTIM_IER_ARRMIE_Pos) /*!< 0x00000002 */
2962#define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk /*!< Autoreload match Interrupt Enable */
2963#define LPTIM_IER_EXTTRIGIE_Pos (2U)
2964#define LPTIM_IER_EXTTRIGIE_Msk (0x1U << LPTIM_IER_EXTTRIGIE_Pos) /*!< 0x00000004 */
2965#define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk /*!< External trigger edge event Interrupt Enable */
2966#define LPTIM_IER_CMPOKIE_Pos (3U)
2967#define LPTIM_IER_CMPOKIE_Msk (0x1U << LPTIM_IER_CMPOKIE_Pos) /*!< 0x00000008 */
2968#define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk /*!< Compare register update OK Interrupt Enable */
2969#define LPTIM_IER_ARROKIE_Pos (4U)
2970#define LPTIM_IER_ARROKIE_Msk (0x1U << LPTIM_IER_ARROKIE_Pos) /*!< 0x00000010 */
2971#define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk /*!< Autoreload register update OK Interrupt Enable */
2972#define LPTIM_IER_UPIE_Pos (5U)
2973#define LPTIM_IER_UPIE_Msk (0x1U << LPTIM_IER_UPIE_Pos) /*!< 0x00000020 */
2974#define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk /*!< Counter direction change down to up Interrupt Enable */
2975#define LPTIM_IER_DOWNIE_Pos (6U)
2976#define LPTIM_IER_DOWNIE_Msk (0x1U << LPTIM_IER_DOWNIE_Pos) /*!< 0x00000040 */
2977#define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk /*!< Counter direction change up to down Interrupt Enable */
2978
2979/****************** Bit definition for LPTIM_CFGR register *******************/
2980#define LPTIM_CFGR_CKSEL_Pos (0U)
2981#define LPTIM_CFGR_CKSEL_Msk (0x1U << LPTIM_CFGR_CKSEL_Pos) /*!< 0x00000001 */
2982#define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk /*!< Clock selector */
2983
2984#define LPTIM_CFGR_CKPOL_Pos (1U)
2985#define LPTIM_CFGR_CKPOL_Msk (0x3U << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000006 */
2986#define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk /*!< CKPOL[1:0] bits (Clock polarity) */
2987#define LPTIM_CFGR_CKPOL_0 (0x1U << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000002 */
2988#define LPTIM_CFGR_CKPOL_1 (0x2U << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000004 */
2989
2990#define LPTIM_CFGR_CKFLT_Pos (3U)
2991#define LPTIM_CFGR_CKFLT_Msk (0x3U << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000018 */
2992#define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
2993#define LPTIM_CFGR_CKFLT_0 (0x1U << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000008 */
2994#define LPTIM_CFGR_CKFLT_1 (0x2U << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000010 */
2995
2996#define LPTIM_CFGR_TRGFLT_Pos (6U)
2997#define LPTIM_CFGR_TRGFLT_Msk (0x3U << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x000000C0 */
2998#define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
2999#define LPTIM_CFGR_TRGFLT_0 (0x1U << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000040 */
3000#define LPTIM_CFGR_TRGFLT_1 (0x2U << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000080 */
3001
3002#define LPTIM_CFGR_PRESC_Pos (9U)
3003#define LPTIM_CFGR_PRESC_Msk (0x7U << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000E00 */
3004#define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk /*!< PRESC[2:0] bits (Clock prescaler) */
3005#define LPTIM_CFGR_PRESC_0 (0x1U << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000200 */
3006#define LPTIM_CFGR_PRESC_1 (0x2U << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000400 */
3007#define LPTIM_CFGR_PRESC_2 (0x4U << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000800 */
3008
3009#define LPTIM_CFGR_TRIGSEL_Pos (13U)
3010#define LPTIM_CFGR_TRIGSEL_Msk (0x7U << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x0000E000 */
3011#define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk /*!< TRIGSEL[2:0]] bits (Trigger selector) */
3012#define LPTIM_CFGR_TRIGSEL_0 (0x1U << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00002000 */
3013#define LPTIM_CFGR_TRIGSEL_1 (0x2U << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00004000 */
3014#define LPTIM_CFGR_TRIGSEL_2 (0x4U << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00008000 */
3015
3016#define LPTIM_CFGR_TRIGEN_Pos (17U)
3017#define LPTIM_CFGR_TRIGEN_Msk (0x3U << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00060000 */
3018#define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
3019#define LPTIM_CFGR_TRIGEN_0 (0x1U << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00020000 */
3020#define LPTIM_CFGR_TRIGEN_1 (0x2U << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00040000 */
3021
3022#define LPTIM_CFGR_TIMOUT_Pos (19U)
3023#define LPTIM_CFGR_TIMOUT_Msk (0x1U << LPTIM_CFGR_TIMOUT_Pos) /*!< 0x00080000 */
3024#define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk /*!< Timout enable */
3025#define LPTIM_CFGR_WAVE_Pos (20U)
3026#define LPTIM_CFGR_WAVE_Msk (0x1U << LPTIM_CFGR_WAVE_Pos) /*!< 0x00100000 */
3027#define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk /*!< Waveform shape */
3028#define LPTIM_CFGR_WAVPOL_Pos (21U)
3029#define LPTIM_CFGR_WAVPOL_Msk (0x1U << LPTIM_CFGR_WAVPOL_Pos) /*!< 0x00200000 */
3030#define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk /*!< Waveform shape polarity */
3031#define LPTIM_CFGR_PRELOAD_Pos (22U)
3032#define LPTIM_CFGR_PRELOAD_Msk (0x1U << LPTIM_CFGR_PRELOAD_Pos) /*!< 0x00400000 */
3033#define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk /*!< Reg update mode */
3034#define LPTIM_CFGR_COUNTMODE_Pos (23U)
3035#define LPTIM_CFGR_COUNTMODE_Msk (0x1U << LPTIM_CFGR_COUNTMODE_Pos) /*!< 0x00800000 */
3036#define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk /*!< Counter mode enable */
3037#define LPTIM_CFGR_ENC_Pos (24U)
3038#define LPTIM_CFGR_ENC_Msk (0x1U << LPTIM_CFGR_ENC_Pos) /*!< 0x01000000 */
3039#define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk /*!< Encoder mode enable */
3040
3041/****************** Bit definition for LPTIM_CR register ********************/
3042#define LPTIM_CR_ENABLE_Pos (0U)
3043#define LPTIM_CR_ENABLE_Msk (0x1U << LPTIM_CR_ENABLE_Pos) /*!< 0x00000001 */
3044#define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk /*!< LPTIMer enable */
3045#define LPTIM_CR_SNGSTRT_Pos (1U)
3046#define LPTIM_CR_SNGSTRT_Msk (0x1U << LPTIM_CR_SNGSTRT_Pos) /*!< 0x00000002 */
3047#define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk /*!< Timer start in single mode */
3048#define LPTIM_CR_CNTSTRT_Pos (2U)
3049#define LPTIM_CR_CNTSTRT_Msk (0x1U << LPTIM_CR_CNTSTRT_Pos) /*!< 0x00000004 */
3050#define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk /*!< Timer start in continuous mode */
3051
3052/****************** Bit definition for LPTIM_CMP register *******************/
3053#define LPTIM_CMP_CMP_Pos (0U)
3054#define LPTIM_CMP_CMP_Msk (0xFFFFU << LPTIM_CMP_CMP_Pos) /*!< 0x0000FFFF */
3055#define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk /*!< Compare register */
3056
3057/****************** Bit definition for LPTIM_ARR register *******************/
3058#define LPTIM_ARR_ARR_Pos (0U)
3059#define LPTIM_ARR_ARR_Msk (0xFFFFU << LPTIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
3060#define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk /*!< Auto reload register */
3061
3062/****************** Bit definition for LPTIM_CNT register *******************/
3063#define LPTIM_CNT_CNT_Pos (0U)
3064#define LPTIM_CNT_CNT_Msk (0xFFFFU << LPTIM_CNT_CNT_Pos) /*!< 0x0000FFFF */
3065#define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk /*!< Counter register */
3066
3067/******************************************************************************/
3068/* */
3069/* Power Control (PWR) */
3070/* */
3071/******************************************************************************/
3072
3073#define PWR_PVD_SUPPORT /*!< PVD feature available on all devices: Power Voltage Detection feature */
3074
3075/******************** Bit definition for PWR_CR register ********************/
3076#define PWR_CR_LPSDSR_Pos (0U)
3077#define PWR_CR_LPSDSR_Msk (0x1U << PWR_CR_LPSDSR_Pos) /*!< 0x00000001 */
3078#define PWR_CR_LPSDSR PWR_CR_LPSDSR_Msk /*!< Low-power deepsleep/sleep/low power run */
3079#define PWR_CR_PDDS_Pos (1U)
3080#define PWR_CR_PDDS_Msk (0x1U << PWR_CR_PDDS_Pos) /*!< 0x00000002 */
3081#define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */
3082#define PWR_CR_CWUF_Pos (2U)
3083#define PWR_CR_CWUF_Msk (0x1U << PWR_CR_CWUF_Pos) /*!< 0x00000004 */
3084#define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */
3085#define PWR_CR_CSBF_Pos (3U)
3086#define PWR_CR_CSBF_Msk (0x1U << PWR_CR_CSBF_Pos) /*!< 0x00000008 */
3087#define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */
3088#define PWR_CR_PVDE_Pos (4U)
3089#define PWR_CR_PVDE_Msk (0x1U << PWR_CR_PVDE_Pos) /*!< 0x00000010 */
3090#define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */
3091
3092#define PWR_CR_PLS_Pos (5U)
3093#define PWR_CR_PLS_Msk (0x7U << PWR_CR_PLS_Pos) /*!< 0x000000E0 */
3094#define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */
3095#define PWR_CR_PLS_0 (0x1U << PWR_CR_PLS_Pos) /*!< 0x00000020 */
3096#define PWR_CR_PLS_1 (0x2U << PWR_CR_PLS_Pos) /*!< 0x00000040 */
3097#define PWR_CR_PLS_2 (0x4U << PWR_CR_PLS_Pos) /*!< 0x00000080 */
3098
3099/*!< PVD level configuration */
3100#define PWR_CR_PLS_LEV0 (0x00000000U) /*!< PVD level 0 */
3101#define PWR_CR_PLS_LEV1 (0x00000020U) /*!< PVD level 1 */
3102#define PWR_CR_PLS_LEV2 (0x00000040U) /*!< PVD level 2 */
3103#define PWR_CR_PLS_LEV3 (0x00000060U) /*!< PVD level 3 */
3104#define PWR_CR_PLS_LEV4 (0x00000080U) /*!< PVD level 4 */
3105#define PWR_CR_PLS_LEV5 (0x000000A0U) /*!< PVD level 5 */
3106#define PWR_CR_PLS_LEV6 (0x000000C0U) /*!< PVD level 6 */
3107#define PWR_CR_PLS_LEV7 (0x000000E0U) /*!< PVD level 7 */
3108
3109#define PWR_CR_DBP_Pos (8U)
3110#define PWR_CR_DBP_Msk (0x1U << PWR_CR_DBP_Pos) /*!< 0x00000100 */
3111#define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */
3112#define PWR_CR_ULP_Pos (9U)
3113#define PWR_CR_ULP_Msk (0x1U << PWR_CR_ULP_Pos) /*!< 0x00000200 */
3114#define PWR_CR_ULP PWR_CR_ULP_Msk /*!< Ultra Low Power mode */
3115#define PWR_CR_FWU_Pos (10U)
3116#define PWR_CR_FWU_Msk (0x1U << PWR_CR_FWU_Pos) /*!< 0x00000400 */
3117#define PWR_CR_FWU PWR_CR_FWU_Msk /*!< Fast wakeup */
3118
3119#define PWR_CR_VOS_Pos (11U)
3120#define PWR_CR_VOS_Msk (0x3U << PWR_CR_VOS_Pos) /*!< 0x00001800 */
3121#define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Voltage scaling range selection) */
3122#define PWR_CR_VOS_0 (0x1U << PWR_CR_VOS_Pos) /*!< 0x00000800 */
3123#define PWR_CR_VOS_1 (0x2U << PWR_CR_VOS_Pos) /*!< 0x00001000 */
3124#define PWR_CR_DSEEKOFF_Pos (13U)
3125#define PWR_CR_DSEEKOFF_Msk (0x1U << PWR_CR_DSEEKOFF_Pos) /*!< 0x00002000 */
3126#define PWR_CR_DSEEKOFF PWR_CR_DSEEKOFF_Msk /*!< Deep Sleep mode with EEPROM kept Off */
3127#define PWR_CR_LPRUN_Pos (14U)
3128#define PWR_CR_LPRUN_Msk (0x1U << PWR_CR_LPRUN_Pos) /*!< 0x00004000 */
3129#define PWR_CR_LPRUN PWR_CR_LPRUN_Msk /*!< Low power run mode */
3130
3131/******************* Bit definition for PWR_CSR register ********************/
3132#define PWR_CSR_WUF_Pos (0U)
3133#define PWR_CSR_WUF_Msk (0x1U << PWR_CSR_WUF_Pos) /*!< 0x00000001 */
3134#define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */
3135#define PWR_CSR_SBF_Pos (1U)
3136#define PWR_CSR_SBF_Msk (0x1U << PWR_CSR_SBF_Pos) /*!< 0x00000002 */
3137#define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */
3138#define PWR_CSR_PVDO_Pos (2U)
3139#define PWR_CSR_PVDO_Msk (0x1U << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */
3140#define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */
3141#define PWR_CSR_VREFINTRDYF_Pos (3U)
3142#define PWR_CSR_VREFINTRDYF_Msk (0x1U << PWR_CSR_VREFINTRDYF_Pos) /*!< 0x00000008 */
3143#define PWR_CSR_VREFINTRDYF PWR_CSR_VREFINTRDYF_Msk /*!< Internal voltage reference (VREFINT) ready flag */
3144#define PWR_CSR_VOSF_Pos (4U)
3145#define PWR_CSR_VOSF_Msk (0x1U << PWR_CSR_VOSF_Pos) /*!< 0x00000010 */
3146#define PWR_CSR_VOSF PWR_CSR_VOSF_Msk /*!< Voltage Scaling select flag */
3147#define PWR_CSR_REGLPF_Pos (5U)
3148#define PWR_CSR_REGLPF_Msk (0x1U << PWR_CSR_REGLPF_Pos) /*!< 0x00000020 */
3149#define PWR_CSR_REGLPF PWR_CSR_REGLPF_Msk /*!< Regulator LP flag */
3150
3151#define PWR_CSR_EWUP1_Pos (8U)
3152#define PWR_CSR_EWUP1_Msk (0x1U << PWR_CSR_EWUP1_Pos) /*!< 0x00000100 */
3153#define PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk /*!< Enable WKUP pin 1 */
3154#define PWR_CSR_EWUP2_Pos (9U)
3155#define PWR_CSR_EWUP2_Msk (0x1U << PWR_CSR_EWUP2_Pos) /*!< 0x00000200 */
3156#define PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk /*!< Enable WKUP pin 2 */
3157#define PWR_CSR_EWUP3_Pos (10U)
3158#define PWR_CSR_EWUP3_Msk (0x1U << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
3159#define PWR_CSR_EWUP3 PWR_CSR_EWUP3_Msk /*!< Enable WKUP pin 3 */
3160
3161/******************************************************************************/
3162/* */
3163/* Reset and Clock Control */
3164/* */
3165/******************************************************************************/
3166
3167#define RCC_HSECSS_SUPPORT /*!< HSE CSS feature activation support */
3168
3169/******************** Bit definition for RCC_CR register ********************/
3170#define RCC_CR_HSION_Pos (0U)
3171#define RCC_CR_HSION_Msk (0x1U << RCC_CR_HSION_Pos) /*!< 0x00000001 */
3172#define RCC_CR_HSION RCC_CR_HSION_Msk /*!< Internal High Speed clock enable */
3173#define RCC_CR_HSIKERON_Pos (1U)
3174#define RCC_CR_HSIKERON_Msk (0x1U << RCC_CR_HSIKERON_Pos) /*!< 0x00000002 */
3175#define RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk /*!< Internal High Speed clock enable for some IPs Kernel */
3176#define RCC_CR_HSIRDY_Pos (2U)
3177#define RCC_CR_HSIRDY_Msk (0x1U << RCC_CR_HSIRDY_Pos) /*!< 0x00000004 */
3178#define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk /*!< Internal High Speed clock ready flag */
3179#define RCC_CR_HSIDIVEN_Pos (3U)
3180#define RCC_CR_HSIDIVEN_Msk (0x1U << RCC_CR_HSIDIVEN_Pos) /*!< 0x00000008 */
3181#define RCC_CR_HSIDIVEN RCC_CR_HSIDIVEN_Msk /*!< Internal High Speed clock divider enable */
3182#define RCC_CR_HSIDIVF_Pos (4U)
3183#define RCC_CR_HSIDIVF_Msk (0x1U << RCC_CR_HSIDIVF_Pos) /*!< 0x00000010 */
3184#define RCC_CR_HSIDIVF RCC_CR_HSIDIVF_Msk /*!< Internal High Speed clock divider flag */
3185#define RCC_CR_HSIOUTEN_Pos (5U)
3186#define RCC_CR_HSIOUTEN_Msk (0x1U << RCC_CR_HSIOUTEN_Pos) /*!< 0x00000020 */
3187#define RCC_CR_HSIOUTEN RCC_CR_HSIOUTEN_Msk /*!< Internal High Speed clock out enable */
3188#define RCC_CR_MSION_Pos (8U)
3189#define RCC_CR_MSION_Msk (0x1U << RCC_CR_MSION_Pos) /*!< 0x00000100 */
3190#define RCC_CR_MSION RCC_CR_MSION_Msk /*!< Internal Multi Speed clock enable */
3191#define RCC_CR_MSIRDY_Pos (9U)
3192#define RCC_CR_MSIRDY_Msk (0x1U << RCC_CR_MSIRDY_Pos) /*!< 0x00000200 */
3193#define RCC_CR_MSIRDY RCC_CR_MSIRDY_Msk /*!< Internal Multi Speed clock ready flag */
3194#define RCC_CR_HSEON_Pos (16U)
3195#define RCC_CR_HSEON_Msk (0x1U << RCC_CR_HSEON_Pos) /*!< 0x00010000 */
3196#define RCC_CR_HSEON RCC_CR_HSEON_Msk /*!< External High Speed clock enable */
3197#define RCC_CR_HSERDY_Pos (17U)
3198#define RCC_CR_HSERDY_Msk (0x1U << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */
3199#define RCC_CR_HSERDY RCC_CR_HSERDY_Msk /*!< External High Speed clock ready flag */
3200#define RCC_CR_HSEBYP_Pos (18U)
3201#define RCC_CR_HSEBYP_Msk (0x1U << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */
3202#define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk /*!< External High Speed clock Bypass */
3203#define RCC_CR_CSSHSEON_Pos (19U)
3204#define RCC_CR_CSSHSEON_Msk (0x1U << RCC_CR_CSSHSEON_Pos) /*!< 0x00080000 */
3205#define RCC_CR_CSSHSEON RCC_CR_CSSHSEON_Msk /*!< HSE Clock Security System enable */
3206#define RCC_CR_RTCPRE_Pos (20U)
3207#define RCC_CR_RTCPRE_Msk (0x3U << RCC_CR_RTCPRE_Pos) /*!< 0x00300000 */
3208#define RCC_CR_RTCPRE RCC_CR_RTCPRE_Msk /*!< RTC prescaler [1:0] bits */
3209#define RCC_CR_RTCPRE_0 (0x1U << RCC_CR_RTCPRE_Pos) /*!< 0x00100000 */
3210#define RCC_CR_RTCPRE_1 (0x2U << RCC_CR_RTCPRE_Pos) /*!< 0x00200000 */
3211#define RCC_CR_PLLON_Pos (24U)
3212#define RCC_CR_PLLON_Msk (0x1U << RCC_CR_PLLON_Pos) /*!< 0x01000000 */
3213#define RCC_CR_PLLON RCC_CR_PLLON_Msk /*!< PLL enable */
3214#define RCC_CR_PLLRDY_Pos (25U)
3215#define RCC_CR_PLLRDY_Msk (0x1U << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */
3216#define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk /*!< PLL clock ready flag */
3217
3218/* Reference defines */
3219#define RCC_CR_CSSON RCC_CR_CSSHSEON
3220
3221/******************** Bit definition for RCC_ICSCR register *****************/
3222#define RCC_ICSCR_HSICAL_Pos (0U)
3223#define RCC_ICSCR_HSICAL_Msk (0xFFU << RCC_ICSCR_HSICAL_Pos) /*!< 0x000000FF */
3224#define RCC_ICSCR_HSICAL RCC_ICSCR_HSICAL_Msk /*!< Internal High Speed clock Calibration */
3225#define RCC_ICSCR_HSITRIM_Pos (8U)
3226#define RCC_ICSCR_HSITRIM_Msk (0x1FU << RCC_ICSCR_HSITRIM_Pos) /*!< 0x00001F00 */
3227#define RCC_ICSCR_HSITRIM RCC_ICSCR_HSITRIM_Msk /*!< Internal High Speed clock trimming */
3228
3229#define RCC_ICSCR_MSIRANGE_Pos (13U)
3230#define RCC_ICSCR_MSIRANGE_Msk (0x7U << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000E000 */
3231#define RCC_ICSCR_MSIRANGE RCC_ICSCR_MSIRANGE_Msk /*!< Internal Multi Speed clock Range */
3232#define RCC_ICSCR_MSIRANGE_0 (0x0U << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00000000 */
3233#define RCC_ICSCR_MSIRANGE_1 (0x1U << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00002000 */
3234#define RCC_ICSCR_MSIRANGE_2 (0x2U << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00004000 */
3235#define RCC_ICSCR_MSIRANGE_3 (0x3U << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00006000 */
3236#define RCC_ICSCR_MSIRANGE_4 (0x4U << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00008000 */
3237#define RCC_ICSCR_MSIRANGE_5 (0x5U << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000A000 */
3238#define RCC_ICSCR_MSIRANGE_6 (0x6U << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000C000 */
3239#define RCC_ICSCR_MSICAL_Pos (16U)
3240#define RCC_ICSCR_MSICAL_Msk (0xFFU << RCC_ICSCR_MSICAL_Pos) /*!< 0x00FF0000 */
3241#define RCC_ICSCR_MSICAL RCC_ICSCR_MSICAL_Msk /*!< Internal Multi Speed clock Calibration */
3242#define RCC_ICSCR_MSITRIM_Pos (24U)
3243#define RCC_ICSCR_MSITRIM_Msk (0xFFU << RCC_ICSCR_MSITRIM_Pos) /*!< 0xFF000000 */
3244#define RCC_ICSCR_MSITRIM RCC_ICSCR_MSITRIM_Msk /*!< Internal Multi Speed clock trimming */
3245
3246
3247/******************* Bit definition for RCC_CFGR register *******************/
3248/*!< SW configuration */
3249#define RCC_CFGR_SW_Pos (0U)
3250#define RCC_CFGR_SW_Msk (0x3U << RCC_CFGR_SW_Pos) /*!< 0x00000003 */
3251#define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */
3252#define RCC_CFGR_SW_0 (0x1U << RCC_CFGR_SW_Pos) /*!< 0x00000001 */
3253#define RCC_CFGR_SW_1 (0x2U << RCC_CFGR_SW_Pos) /*!< 0x00000002 */
3254
3255#define RCC_CFGR_SW_MSI (0x00000000U) /*!< MSI selected as system clock */
3256#define RCC_CFGR_SW_HSI (0x00000001U) /*!< HSI selected as system clock */
3257#define RCC_CFGR_SW_HSE (0x00000002U) /*!< HSE selected as system clock */
3258#define RCC_CFGR_SW_PLL (0x00000003U) /*!< PLL selected as system clock */
3259
3260/*!< SWS configuration */
3261#define RCC_CFGR_SWS_Pos (2U)
3262#define RCC_CFGR_SWS_Msk (0x3U << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */
3263#define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */
3264#define RCC_CFGR_SWS_0 (0x1U << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */
3265#define RCC_CFGR_SWS_1 (0x2U << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */
3266
3267#define RCC_CFGR_SWS_MSI (0x00000000U) /*!< MSI oscillator used as system clock */
3268#define RCC_CFGR_SWS_HSI (0x00000004U) /*!< HSI oscillator used as system clock */
3269#define RCC_CFGR_SWS_HSE (0x00000008U) /*!< HSE oscillator used as system clock */
3270#define RCC_CFGR_SWS_PLL (0x0000000CU) /*!< PLL used as system clock */
3271
3272/*!< HPRE configuration */
3273#define RCC_CFGR_HPRE_Pos (4U)
3274#define RCC_CFGR_HPRE_Msk (0xFU << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */
3275#define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */
3276#define RCC_CFGR_HPRE_0 (0x1U << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */
3277#define RCC_CFGR_HPRE_1 (0x2U << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */
3278#define RCC_CFGR_HPRE_2 (0x4U << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */
3279#define RCC_CFGR_HPRE_3 (0x8U << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */
3280
3281#define RCC_CFGR_HPRE_DIV1 (0x00000000U) /*!< SYSCLK not divided */
3282#define RCC_CFGR_HPRE_DIV2 (0x00000080U) /*!< SYSCLK divided by 2 */
3283#define RCC_CFGR_HPRE_DIV4 (0x00000090U) /*!< SYSCLK divided by 4 */
3284#define RCC_CFGR_HPRE_DIV8 (0x000000A0U) /*!< SYSCLK divided by 8 */
3285#define RCC_CFGR_HPRE_DIV16 (0x000000B0U) /*!< SYSCLK divided by 16 */
3286#define RCC_CFGR_HPRE_DIV64 (0x000000C0U) /*!< SYSCLK divided by 64 */
3287#define RCC_CFGR_HPRE_DIV128 (0x000000D0U) /*!< SYSCLK divided by 128 */
3288#define RCC_CFGR_HPRE_DIV256 (0x000000E0U) /*!< SYSCLK divided by 256 */
3289#define RCC_CFGR_HPRE_DIV512 (0x000000F0U) /*!< SYSCLK divided by 512 */
3290
3291/*!< PPRE1 configuration */
3292#define RCC_CFGR_PPRE1_Pos (8U)
3293#define RCC_CFGR_PPRE1_Msk (0x7U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000700 */
3294#define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */
3295#define RCC_CFGR_PPRE1_0 (0x1U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000100 */
3296#define RCC_CFGR_PPRE1_1 (0x2U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000200 */
3297#define RCC_CFGR_PPRE1_2 (0x4U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */
3298
3299#define RCC_CFGR_PPRE1_DIV1 (0x00000000U) /*!< HCLK not divided */
3300#define RCC_CFGR_PPRE1_DIV2 (0x00000400U) /*!< HCLK divided by 2 */
3301#define RCC_CFGR_PPRE1_DIV4 (0x00000500U) /*!< HCLK divided by 4 */
3302#define RCC_CFGR_PPRE1_DIV8 (0x00000600U) /*!< HCLK divided by 8 */
3303#define RCC_CFGR_PPRE1_DIV16 (0x00000700U) /*!< HCLK divided by 16 */
3304
3305/*!< PPRE2 configuration */
3306#define RCC_CFGR_PPRE2_Pos (11U)
3307#define RCC_CFGR_PPRE2_Msk (0x7U << RCC_CFGR_PPRE2_Pos) /*!< 0x00003800 */
3308#define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */
3309#define RCC_CFGR_PPRE2_0 (0x1U << RCC_CFGR_PPRE2_Pos) /*!< 0x00000800 */
3310#define RCC_CFGR_PPRE2_1 (0x2U << RCC_CFGR_PPRE2_Pos) /*!< 0x00001000 */
3311#define RCC_CFGR_PPRE2_2 (0x4U << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */
3312
3313#define RCC_CFGR_PPRE2_DIV1 (0x00000000U) /*!< HCLK not divided */
3314#define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by 2 */
3315#define RCC_CFGR_PPRE2_DIV4 (0x00002800U) /*!< HCLK divided by 4 */
3316#define RCC_CFGR_PPRE2_DIV8 (0x00003000U) /*!< HCLK divided by 8 */
3317#define RCC_CFGR_PPRE2_DIV16 (0x00003800U) /*!< HCLK divided by 16 */
3318
3319#define RCC_CFGR_STOPWUCK_Pos (15U)
3320#define RCC_CFGR_STOPWUCK_Msk (0x1U << RCC_CFGR_STOPWUCK_Pos) /*!< 0x00008000 */
3321#define RCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk /*!< Wake Up from Stop Clock selection */
3322
3323/*!< PLL entry clock source*/
3324#define RCC_CFGR_PLLSRC_Pos (16U)
3325#define RCC_CFGR_PLLSRC_Msk (0x1U << RCC_CFGR_PLLSRC_Pos) /*!< 0x00010000 */
3326#define RCC_CFGR_PLLSRC RCC_CFGR_PLLSRC_Msk /*!< PLL entry clock source */
3327
3328#define RCC_CFGR_PLLSRC_HSI (0x00000000U) /*!< HSI as PLL entry clock source */
3329#define RCC_CFGR_PLLSRC_HSE (0x00010000U) /*!< HSE as PLL entry clock source */
3330
3331
3332/*!< PLLMUL configuration */
3333#define RCC_CFGR_PLLMUL_Pos (18U)
3334#define RCC_CFGR_PLLMUL_Msk (0xFU << RCC_CFGR_PLLMUL_Pos) /*!< 0x003C0000 */
3335#define RCC_CFGR_PLLMUL RCC_CFGR_PLLMUL_Msk /*!< PLLMUL[3:0] bits (PLL multiplication factor) */
3336#define RCC_CFGR_PLLMUL_0 (0x1U << RCC_CFGR_PLLMUL_Pos) /*!< 0x00040000 */
3337#define RCC_CFGR_PLLMUL_1 (0x2U << RCC_CFGR_PLLMUL_Pos) /*!< 0x00080000 */
3338#define RCC_CFGR_PLLMUL_2 (0x4U << RCC_CFGR_PLLMUL_Pos) /*!< 0x00100000 */
3339#define RCC_CFGR_PLLMUL_3 (0x8U << RCC_CFGR_PLLMUL_Pos) /*!< 0x00200000 */
3340
3341#define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock * 3 */
3342#define RCC_CFGR_PLLMUL4 (0x00040000U) /*!< PLL input clock * 4 */
3343#define RCC_CFGR_PLLMUL6 (0x00080000U) /*!< PLL input clock * 6 */
3344#define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock * 8 */
3345#define RCC_CFGR_PLLMUL12 (0x00100000U) /*!< PLL input clock * 12 */
3346#define RCC_CFGR_PLLMUL16 (0x00140000U) /*!< PLL input clock * 16 */
3347#define RCC_CFGR_PLLMUL24 (0x00180000U) /*!< PLL input clock * 24 */
3348#define RCC_CFGR_PLLMUL32 (0x001C0000U) /*!< PLL input clock * 32 */
3349#define RCC_CFGR_PLLMUL48 (0x00200000U) /*!< PLL input clock * 48 */
3350
3351/*!< PLLDIV configuration */
3352#define RCC_CFGR_PLLDIV_Pos (22U)
3353#define RCC_CFGR_PLLDIV_Msk (0x3U << RCC_CFGR_PLLDIV_Pos) /*!< 0x00C00000 */
3354#define RCC_CFGR_PLLDIV RCC_CFGR_PLLDIV_Msk /*!< PLLDIV[1:0] bits (PLL Output Division) */
3355#define RCC_CFGR_PLLDIV_0 (0x1U << RCC_CFGR_PLLDIV_Pos) /*!< 0x00400000 */
3356#define RCC_CFGR_PLLDIV_1 (0x2U << RCC_CFGR_PLLDIV_Pos) /*!< 0x00800000 */
3357
3358#define RCC_CFGR_PLLDIV2_Pos (22U)
3359#define RCC_CFGR_PLLDIV2_Msk (0x1U << RCC_CFGR_PLLDIV2_Pos) /*!< 0x00400000 */
3360#define RCC_CFGR_PLLDIV2 RCC_CFGR_PLLDIV2_Msk /*!< PLL clock output = CKVCO / 2 */
3361#define RCC_CFGR_PLLDIV3_Pos (23U)
3362#define RCC_CFGR_PLLDIV3_Msk (0x1U << RCC_CFGR_PLLDIV3_Pos) /*!< 0x00800000 */
3363#define RCC_CFGR_PLLDIV3 RCC_CFGR_PLLDIV3_Msk /*!< PLL clock output = CKVCO / 3 */
3364#define RCC_CFGR_PLLDIV4_Pos (22U)
3365#define RCC_CFGR_PLLDIV4_Msk (0x3U << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
3366#define RCC_CFGR_PLLDIV4 RCC_CFGR_PLLDIV4_Msk /*!< PLL clock output = CKVCO / 4 */
3367
3368/*!< MCO configuration */
3369#define RCC_CFGR_MCOSEL_Pos (24U)
3370#define RCC_CFGR_MCOSEL_Msk (0xFU << RCC_CFGR_MCOSEL_Pos) /*!< 0x0F000000 */
3371#define RCC_CFGR_MCOSEL RCC_CFGR_MCOSEL_Msk /*!< MCO[3:0] bits (Microcontroller Clock Output) */
3372#define RCC_CFGR_MCOSEL_0 (0x1U << RCC_CFGR_MCOSEL_Pos) /*!< 0x01000000 */
3373#define RCC_CFGR_MCOSEL_1 (0x2U << RCC_CFGR_MCOSEL_Pos) /*!< 0x02000000 */
3374#define RCC_CFGR_MCOSEL_2 (0x4U << RCC_CFGR_MCOSEL_Pos) /*!< 0x04000000 */
3375#define RCC_CFGR_MCOSEL_3 (0x8U << RCC_CFGR_MCOSEL_Pos) /*!< 0x08000000 */
3376
3377#define RCC_CFGR_MCOSEL_NOCLOCK (0x00000000U) /*!< No clock */
3378#define RCC_CFGR_MCOSEL_SYSCLK_Pos (24U)
3379#define RCC_CFGR_MCOSEL_SYSCLK_Msk (0x1U << RCC_CFGR_MCOSEL_SYSCLK_Pos) /*!< 0x01000000 */
3380#define RCC_CFGR_MCOSEL_SYSCLK RCC_CFGR_MCOSEL_SYSCLK_Msk /*!< System clock selected as MCO source */
3381#define RCC_CFGR_MCOSEL_HSI_Pos (25U)
3382#define RCC_CFGR_MCOSEL_HSI_Msk (0x1U << RCC_CFGR_MCOSEL_HSI_Pos) /*!< 0x02000000 */
3383#define RCC_CFGR_MCOSEL_HSI RCC_CFGR_MCOSEL_HSI_Msk /*!< Internal 16 MHz RC oscillator clock selected */
3384#define RCC_CFGR_MCOSEL_MSI_Pos (24U)
3385#define RCC_CFGR_MCOSEL_MSI_Msk (0x3U << RCC_CFGR_MCOSEL_MSI_Pos) /*!< 0x03000000 */
3386#define RCC_CFGR_MCOSEL_MSI RCC_CFGR_MCOSEL_MSI_Msk /*!< Internal Medium Speed RC oscillator clock selected */
3387#define RCC_CFGR_MCOSEL_HSE_Pos (26U)
3388#define RCC_CFGR_MCOSEL_HSE_Msk (0x1U << RCC_CFGR_MCOSEL_HSE_Pos) /*!< 0x04000000 */
3389#define RCC_CFGR_MCOSEL_HSE RCC_CFGR_MCOSEL_HSE_Msk /*!< External 1-25 MHz oscillator clock selected */
3390#define RCC_CFGR_MCOSEL_PLL_Pos (24U)
3391#define RCC_CFGR_MCOSEL_PLL_Msk (0x5U << RCC_CFGR_MCOSEL_PLL_Pos) /*!< 0x05000000 */
3392#define RCC_CFGR_MCOSEL_PLL RCC_CFGR_MCOSEL_PLL_Msk /*!< PLL clock divided */
3393#define RCC_CFGR_MCOSEL_LSI_Pos (25U)
3394#define RCC_CFGR_MCOSEL_LSI_Msk (0x3U << RCC_CFGR_MCOSEL_LSI_Pos) /*!< 0x06000000 */
3395#define RCC_CFGR_MCOSEL_LSI RCC_CFGR_MCOSEL_LSI_Msk /*!< LSI selected */
3396#define RCC_CFGR_MCOSEL_LSE_Pos (24U)
3397#define RCC_CFGR_MCOSEL_LSE_Msk (0x7U << RCC_CFGR_MCOSEL_LSE_Pos) /*!< 0x07000000 */
3398#define RCC_CFGR_MCOSEL_LSE RCC_CFGR_MCOSEL_LSE_Msk /*!< LSE selected */
3399
3400#define RCC_CFGR_MCOPRE_Pos (28U)
3401#define RCC_CFGR_MCOPRE_Msk (0x7U << RCC_CFGR_MCOPRE_Pos) /*!< 0x70000000 */
3402#define RCC_CFGR_MCOPRE RCC_CFGR_MCOPRE_Msk /*!< MCO prescaler */
3403#define RCC_CFGR_MCOPRE_0 (0x1U << RCC_CFGR_MCOPRE_Pos) /*!< 0x10000000 */
3404#define RCC_CFGR_MCOPRE_1 (0x2U << RCC_CFGR_MCOPRE_Pos) /*!< 0x20000000 */
3405#define RCC_CFGR_MCOPRE_2 (0x4U << RCC_CFGR_MCOPRE_Pos) /*!< 0x40000000 */
3406
3407#define RCC_CFGR_MCOPRE_DIV1 (0x00000000U) /*!< MCO is divided by 1 */
3408#define RCC_CFGR_MCOPRE_DIV2 (0x10000000U) /*!< MCO is divided by 2 */
3409#define RCC_CFGR_MCOPRE_DIV4 (0x20000000U) /*!< MCO is divided by 4 */
3410#define RCC_CFGR_MCOPRE_DIV8 (0x30000000U) /*!< MCO is divided by 8 */
3411#define RCC_CFGR_MCOPRE_DIV16 (0x40000000U) /*!< MCO is divided by 16 */
3412
3413/* Legacy defines */
3414#define RCC_CFGR_MCO_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK
3415#define RCC_CFGR_MCO_SYSCLK RCC_CFGR_MCOSEL_SYSCLK
3416#define RCC_CFGR_MCO_HSI RCC_CFGR_MCOSEL_HSI
3417#define RCC_CFGR_MCO_MSI RCC_CFGR_MCOSEL_MSI
3418#define RCC_CFGR_MCO_HSE RCC_CFGR_MCOSEL_HSE
3419#define RCC_CFGR_MCO_PLL RCC_CFGR_MCOSEL_PLL
3420#define RCC_CFGR_MCO_LSI RCC_CFGR_MCOSEL_LSI
3421#define RCC_CFGR_MCO_LSE RCC_CFGR_MCOSEL_LSE
3422#ifdef RCC_CFGR_MCOSEL_HSI48
3423#define RCC_CFGR_MCO_HSI48 RCC_CFGR_MCOSEL_HSI48
3424#endif
3425
3426#define RCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE /*!< MCO prescaler */
3427#define RCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1 /*!< MCO is divided by 1 */
3428#define RCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO is divided by 1 */
3429#define RCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO is divided by 1 */
3430#define RCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO is divided by 1 */
3431#define RCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO is divided by 1 */
3432
3433/*!<****************** Bit definition for RCC_CIER register ********************/
3434#define RCC_CIER_LSIRDYIE_Pos (0U)
3435#define RCC_CIER_LSIRDYIE_Msk (0x1U << RCC_CIER_LSIRDYIE_Pos) /*!< 0x00000001 */
3436#define RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk /*!< LSI Ready Interrupt Enable */
3437#define RCC_CIER_LSERDYIE_Pos (1U)
3438#define RCC_CIER_LSERDYIE_Msk (0x1U << RCC_CIER_LSERDYIE_Pos) /*!< 0x00000002 */
3439#define RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk /*!< LSE Ready Interrupt Enable */
3440#define RCC_CIER_HSIRDYIE_Pos (2U)
3441#define RCC_CIER_HSIRDYIE_Msk (0x1U << RCC_CIER_HSIRDYIE_Pos) /*!< 0x00000004 */
3442#define RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk /*!< HSI Ready Interrupt Enable */
3443#define RCC_CIER_HSERDYIE_Pos (3U)
3444#define RCC_CIER_HSERDYIE_Msk (0x1U << RCC_CIER_HSERDYIE_Pos) /*!< 0x00000008 */
3445#define RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk /*!< HSE Ready Interrupt Enable */
3446#define RCC_CIER_PLLRDYIE_Pos (4U)
3447#define RCC_CIER_PLLRDYIE_Msk (0x1U << RCC_CIER_PLLRDYIE_Pos) /*!< 0x00000010 */
3448#define RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE_Msk /*!< PLL Ready Interrupt Enable */
3449#define RCC_CIER_MSIRDYIE_Pos (5U)
3450#define RCC_CIER_MSIRDYIE_Msk (0x1U << RCC_CIER_MSIRDYIE_Pos) /*!< 0x00000020 */
3451#define RCC_CIER_MSIRDYIE RCC_CIER_MSIRDYIE_Msk /*!< MSI Ready Interrupt Enable */
3452#define RCC_CIER_CSSLSE_Pos (7U)
3453#define RCC_CIER_CSSLSE_Msk (0x1U << RCC_CIER_CSSLSE_Pos) /*!< 0x00000080 */
3454#define RCC_CIER_CSSLSE RCC_CIER_CSSLSE_Msk /*!< LSE CSS Interrupt Enable */
3455
3456/* Reference defines */
3457#define RCC_CIER_LSECSSIE RCC_CIER_CSSLSE
3458
3459/*!<****************** Bit definition for RCC_CIFR register ********************/
3460#define RCC_CIFR_LSIRDYF_Pos (0U)
3461#define RCC_CIFR_LSIRDYF_Msk (0x1U << RCC_CIFR_LSIRDYF_Pos) /*!< 0x00000001 */
3462#define RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk /*!< LSI Ready Interrupt flag */
3463#define RCC_CIFR_LSERDYF_Pos (1U)
3464#define RCC_CIFR_LSERDYF_Msk (0x1U << RCC_CIFR_LSERDYF_Pos) /*!< 0x00000002 */
3465#define RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk /*!< LSE Ready Interrupt flag */
3466#define RCC_CIFR_HSIRDYF_Pos (2U)
3467#define RCC_CIFR_HSIRDYF_Msk (0x1U << RCC_CIFR_HSIRDYF_Pos) /*!< 0x00000004 */
3468#define RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk /*!< HSI Ready Interrupt flag */
3469#define RCC_CIFR_HSERDYF_Pos (3U)
3470#define RCC_CIFR_HSERDYF_Msk (0x1U << RCC_CIFR_HSERDYF_Pos) /*!< 0x00000008 */
3471#define RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk /*!< HSE Ready Interrupt flag */
3472#define RCC_CIFR_PLLRDYF_Pos (4U)
3473#define RCC_CIFR_PLLRDYF_Msk (0x1U << RCC_CIFR_PLLRDYF_Pos) /*!< 0x00000010 */
3474#define RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk /*!< PLL Ready Interrupt flag */
3475#define RCC_CIFR_MSIRDYF_Pos (5U)
3476#define RCC_CIFR_MSIRDYF_Msk (0x1U << RCC_CIFR_MSIRDYF_Pos) /*!< 0x00000020 */
3477#define RCC_CIFR_MSIRDYF RCC_CIFR_MSIRDYF_Msk /*!< MSI Ready Interrupt flag */
3478#define RCC_CIFR_CSSLSEF_Pos (7U)
3479#define RCC_CIFR_CSSLSEF_Msk (0x1U << RCC_CIFR_CSSLSEF_Pos) /*!< 0x00000080 */
3480#define RCC_CIFR_CSSLSEF RCC_CIFR_CSSLSEF_Msk /*!< LSE Clock Security System Interrupt flag */
3481#define RCC_CIFR_CSSHSEF_Pos (8U)
3482#define RCC_CIFR_CSSHSEF_Msk (0x1U << RCC_CIFR_CSSHSEF_Pos) /*!< 0x00000100 */
3483#define RCC_CIFR_CSSHSEF RCC_CIFR_CSSHSEF_Msk /*!< HSE Clock Security System Interrupt flag */
3484
3485/* Reference defines */
3486#define RCC_CIFR_LSECSSF RCC_CIFR_CSSLSEF
3487#define RCC_CIFR_CSSF RCC_CIFR_CSSHSEF
3488
3489/*!<****************** Bit definition for RCC_CICR register ********************/
3490#define RCC_CICR_LSIRDYC_Pos (0U)
3491#define RCC_CICR_LSIRDYC_Msk (0x1U << RCC_CICR_LSIRDYC_Pos) /*!< 0x00000001 */
3492#define RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk /*!< LSI Ready Interrupt Clear */
3493#define RCC_CICR_LSERDYC_Pos (1U)
3494#define RCC_CICR_LSERDYC_Msk (0x1U << RCC_CICR_LSERDYC_Pos) /*!< 0x00000002 */
3495#define RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk /*!< LSE Ready Interrupt Clear */
3496#define RCC_CICR_HSIRDYC_Pos (2U)
3497#define RCC_CICR_HSIRDYC_Msk (0x1U << RCC_CICR_HSIRDYC_Pos) /*!< 0x00000004 */
3498#define RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk /*!< HSI Ready Interrupt Clear */
3499#define RCC_CICR_HSERDYC_Pos (3U)
3500#define RCC_CICR_HSERDYC_Msk (0x1U << RCC_CICR_HSERDYC_Pos) /*!< 0x00000008 */
3501#define RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk /*!< HSE Ready Interrupt Clear */
3502#define RCC_CICR_PLLRDYC_Pos (4U)
3503#define RCC_CICR_PLLRDYC_Msk (0x1U << RCC_CICR_PLLRDYC_Pos) /*!< 0x00000010 */
3504#define RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk /*!< PLL Ready Interrupt Clear */
3505#define RCC_CICR_MSIRDYC_Pos (5U)
3506#define RCC_CICR_MSIRDYC_Msk (0x1U << RCC_CICR_MSIRDYC_Pos) /*!< 0x00000020 */
3507#define RCC_CICR_MSIRDYC RCC_CICR_MSIRDYC_Msk /*!< MSI Ready Interrupt Clear */
3508#define RCC_CICR_CSSLSEC_Pos (7U)
3509#define RCC_CICR_CSSLSEC_Msk (0x1U << RCC_CICR_CSSLSEC_Pos) /*!< 0x00000080 */
3510#define RCC_CICR_CSSLSEC RCC_CICR_CSSLSEC_Msk /*!< LSE Clock Security System Interrupt Clear */
3511#define RCC_CICR_CSSHSEC_Pos (8U)
3512#define RCC_CICR_CSSHSEC_Msk (0x1U << RCC_CICR_CSSHSEC_Pos) /*!< 0x00000100 */
3513#define RCC_CICR_CSSHSEC RCC_CICR_CSSHSEC_Msk /*!< HSE Clock Security System Interrupt Clear */
3514
3515/* Reference defines */
3516#define RCC_CICR_LSECSSC RCC_CICR_CSSLSEC
3517#define RCC_CICR_CSSC RCC_CICR_CSSHSEC
3518/***************** Bit definition for RCC_IOPRSTR register ******************/
3519#define RCC_IOPRSTR_IOPARST_Pos (0U)
3520#define RCC_IOPRSTR_IOPARST_Msk (0x1U << RCC_IOPRSTR_IOPARST_Pos) /*!< 0x00000001 */
3521#define RCC_IOPRSTR_IOPARST RCC_IOPRSTR_IOPARST_Msk /*!< GPIO port A reset */
3522#define RCC_IOPRSTR_IOPBRST_Pos (1U)
3523#define RCC_IOPRSTR_IOPBRST_Msk (0x1U << RCC_IOPRSTR_IOPBRST_Pos) /*!< 0x00000002 */
3524#define RCC_IOPRSTR_IOPBRST RCC_IOPRSTR_IOPBRST_Msk /*!< GPIO port B reset */
3525#define RCC_IOPRSTR_IOPCRST_Pos (2U)
3526#define RCC_IOPRSTR_IOPCRST_Msk (0x1U << RCC_IOPRSTR_IOPCRST_Pos) /*!< 0x00000004 */
3527#define RCC_IOPRSTR_IOPCRST RCC_IOPRSTR_IOPCRST_Msk /*!< GPIO port C reset */
3528#define RCC_IOPRSTR_IOPHRST_Pos (7U)
3529#define RCC_IOPRSTR_IOPHRST_Msk (0x1U << RCC_IOPRSTR_IOPHRST_Pos) /*!< 0x00000080 */
3530#define RCC_IOPRSTR_IOPHRST RCC_IOPRSTR_IOPHRST_Msk /*!< GPIO port H reset */
3531
3532/* Reference defines */
3533#define RCC_IOPRSTR_GPIOARST RCC_IOPRSTR_IOPARST /*!< GPIO port A reset */
3534#define RCC_IOPRSTR_GPIOBRST RCC_IOPRSTR_IOPBRST /*!< GPIO port B reset */
3535#define RCC_IOPRSTR_GPIOCRST RCC_IOPRSTR_IOPCRST /*!< GPIO port C reset */
3536#define RCC_IOPRSTR_GPIOHRST RCC_IOPRSTR_IOPHRST /*!< GPIO port H reset */
3537
3538
3539/****************** Bit definition for RCC_AHBRST register ******************/
3540#define RCC_AHBRSTR_DMARST_Pos (0U)
3541#define RCC_AHBRSTR_DMARST_Msk (0x1U << RCC_AHBRSTR_DMARST_Pos) /*!< 0x00000001 */
3542#define RCC_AHBRSTR_DMARST RCC_AHBRSTR_DMARST_Msk /*!< DMA1 reset */
3543#define RCC_AHBRSTR_MIFRST_Pos (8U)
3544#define RCC_AHBRSTR_MIFRST_Msk (0x1U << RCC_AHBRSTR_MIFRST_Pos) /*!< 0x00000100 */
3545#define RCC_AHBRSTR_MIFRST RCC_AHBRSTR_MIFRST_Msk /*!< Memory interface reset reset */
3546#define RCC_AHBRSTR_CRCRST_Pos (12U)
3547#define RCC_AHBRSTR_CRCRST_Msk (0x1U << RCC_AHBRSTR_CRCRST_Pos) /*!< 0x00001000 */
3548#define RCC_AHBRSTR_CRCRST RCC_AHBRSTR_CRCRST_Msk /*!< CRC reset */
3549
3550/* Reference defines */
3551#define RCC_AHBRSTR_DMA1RST RCC_AHBRSTR_DMARST /*!< DMA1 reset */
3552
3553/***************** Bit definition for RCC_APB2RSTR register *****************/
3554#define RCC_APB2RSTR_SYSCFGRST_Pos (0U)
3555#define RCC_APB2RSTR_SYSCFGRST_Msk (0x1U << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00000001 */