aboutsummaryrefslogtreecommitdiff
path: root/lib/chibios-contrib/ext/mcux-sdk/boards/lpcxpresso804/project_template/pin_mux.h
diff options
context:
space:
mode:
Diffstat (limited to 'lib/chibios-contrib/ext/mcux-sdk/boards/lpcxpresso804/project_template/pin_mux.h')
-rw-r--r--lib/chibios-contrib/ext/mcux-sdk/boards/lpcxpresso804/project_template/pin_mux.h447
1 files changed, 447 insertions, 0 deletions
diff --git a/lib/chibios-contrib/ext/mcux-sdk/boards/lpcxpresso804/project_template/pin_mux.h b/lib/chibios-contrib/ext/mcux-sdk/boards/lpcxpresso804/project_template/pin_mux.h
new file mode 100644
index 000000000..e1afa2dab
--- /dev/null
+++ b/lib/chibios-contrib/ext/mcux-sdk/boards/lpcxpresso804/project_template/pin_mux.h
@@ -0,0 +1,447 @@
1/*
2 * Copyright 2018 NXP.
3 * All rights reserved.
4 *
5 * SPDX-License-Identifier: BSD-3-Clause
6 */
7
8/***********************************************************************************************************************
9 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
10 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
11 **********************************************************************************************************************/
12
13#ifndef _PIN_MUX_H_
14#define _PIN_MUX_H_
15
16/***********************************************************************************************************************
17 * Definitions
18 **********************************************************************************************************************/
19
20/*! @brief Direction type */
21typedef enum _pin_mux_direction
22{
23 kPIN_MUX_DirectionInput = 0U, /* Input direction */
24 kPIN_MUX_DirectionOutput = 1U, /* Output direction */
25 kPIN_MUX_DirectionInputOrOutput = 2U /* Input or output direction */
26} pin_mux_direction_t;
27
28/*!
29 * @addtogroup pin_mux
30 * @{
31 */
32
33/***********************************************************************************************************************
34 * API
35 **********************************************************************************************************************/
36
37#if defined(__cplusplus)
38extern "C" {
39#endif
40
41/*!
42 * @brief Calls initialization functions.
43 *
44 */
45void BOARD_InitBootPins(void);
46
47/*!
48 * @brief Configures pin routing and optionally pin electrical features.
49 *
50 */
51void BOARD_InitPins(void); /* Function assigned for the Cortex-M0P */
52
53#define IOCON_PIO_HYS_EN 0x20u /*!<@brief Enable hysteresis */
54#define IOCON_PIO_INV_DI 0x00u /*!<@brief Input not invert */
55#define IOCON_PIO_MODE_PULLUP 0x10u /*!<@brief Selects pull-up function */
56#define IOCON_PIO_OD_DI 0x00u /*!<@brief Disables Open-drain function */
57
58/*! @name PIO0_11 (number 10), CN6[10]/CN8[3]/D4/PIO0_11/M_PIO0_11
59 @{ */
60/*!
61 * @brief Device name: GPIO */
62#define BOARD_INITLEDSPINS_LED_BLUE_PERIPHERAL GPIO
63/*!
64 * @brief GPIO signal: PIO0 */
65#define BOARD_INITLEDSPINS_LED_BLUE_SIGNAL PIO0
66/*!
67 * @brief GPIO device name: GPIO */
68#define BOARD_INITLEDSPINS_LED_BLUE_GPIO GPIO
69/*!
70 * @brief PIO0 pin index: 11 */
71#define BOARD_INITLEDSPINS_LED_BLUE_GPIO_PIN 11U
72/*!
73 * @brief PORT device name: 0U */
74#define BOARD_INITLEDSPINS_LED_BLUE_PORT 0U
75/*!
76 * @brief 0U pin index: 11 */
77#define BOARD_INITLEDSPINS_LED_BLUE_PIN 11U
78/*!
79 * @brief GPIO PIO0 channel: 11 */
80#define BOARD_INITLEDSPINS_LED_BLUE_CHANNEL 11
81/*!
82 * @brief Pin name */
83#define BOARD_INITLEDSPINS_LED_BLUE_PIN_NAME PIO0_11
84/*!
85 * @brief Label */
86#define BOARD_INITLEDSPINS_LED_BLUE_LABEL "CN6[10]/CN8[3]/D4/PIO0_11/M_PIO0_11"
87/*!
88 * @brief Identifier name */
89#define BOARD_INITLEDSPINS_LED_BLUE_NAME "LED_BLUE"
90/*!
91 * @brief Direction */
92#define BOARD_INITLEDSPINS_LED_BLUE_DIRECTION kPIN_MUX_DirectionOutput
93/* @} */
94
95/*! @name PIO0_12 (number 5), S2/CN8[6]/CN6[5]/D3/M_PIO0_12/PIO0_12
96 @{ */
97/*!
98 * @brief Device name: GPIO */
99#define BOARD_INITLEDSPINS_LED_GREEN_PERIPHERAL GPIO
100/*!
101 * @brief GPIO signal: PIO0 */
102#define BOARD_INITLEDSPINS_LED_GREEN_SIGNAL PIO0
103/*!
104 * @brief GPIO device name: GPIO */
105#define BOARD_INITLEDSPINS_LED_GREEN_GPIO GPIO
106/*!
107 * @brief PIO0 pin index: 12 */
108#define BOARD_INITLEDSPINS_LED_GREEN_GPIO_PIN 12U
109/*!
110 * @brief PORT device name: 0U */
111#define BOARD_INITLEDSPINS_LED_GREEN_PORT 0U
112/*!
113 * @brief 0U pin index: 12 */
114#define BOARD_INITLEDSPINS_LED_GREEN_PIN 12U
115/*!
116 * @brief GPIO PIO0 channel: 12 */
117#define BOARD_INITLEDSPINS_LED_GREEN_CHANNEL 12
118/*!
119 * @brief Pin name */
120#define BOARD_INITLEDSPINS_LED_GREEN_PIN_NAME PIO0_12
121/*!
122 * @brief Label */
123#define BOARD_INITLEDSPINS_LED_GREEN_LABEL "S2/CN8[6]/CN6[5]/D3/M_PIO0_12/PIO0_12"
124/*!
125 * @brief Identifier name */
126#define BOARD_INITLEDSPINS_LED_GREEN_NAME "LED_GREEN"
127/*!
128 * @brief Direction */
129#define BOARD_INITLEDSPINS_LED_GREEN_DIRECTION kPIN_MUX_DirectionOutput
130/* @} */
131
132/*! @name PIO0_13 (number 4), S1/CN8[4]/CN6[4]/D2/M_PIO0_13/PIO0_13
133 @{ */
134/*!
135 * @brief Device name: GPIO */
136#define BOARD_INITLEDSPINS_LED_RED_PERIPHERAL GPIO
137/*!
138 * @brief GPIO signal: PIO0 */
139#define BOARD_INITLEDSPINS_LED_RED_SIGNAL PIO0
140/*!
141 * @brief GPIO device name: GPIO */
142#define BOARD_INITLEDSPINS_LED_RED_GPIO GPIO
143/*!
144 * @brief PIO0 pin index: 13 */
145#define BOARD_INITLEDSPINS_LED_RED_GPIO_PIN 13U
146/*!
147 * @brief PORT device name: 0U */
148#define BOARD_INITLEDSPINS_LED_RED_PORT 0U
149/*!
150 * @brief 0U pin index: 13 */
151#define BOARD_INITLEDSPINS_LED_RED_PIN 13U
152/*!
153 * @brief GPIO PIO0 channel: 13 */
154#define BOARD_INITLEDSPINS_LED_RED_CHANNEL 13
155/*!
156 * @brief Pin name */
157#define BOARD_INITLEDSPINS_LED_RED_PIN_NAME PIO0_13
158/*!
159 * @brief Label */
160#define BOARD_INITLEDSPINS_LED_RED_LABEL "S1/CN8[4]/CN6[4]/D2/M_PIO0_13/PIO0_13"
161/*!
162 * @brief Identifier name */
163#define BOARD_INITLEDSPINS_LED_RED_NAME "LED_RED"
164/*!
165 * @brief Direction */
166#define BOARD_INITLEDSPINS_LED_RED_DIRECTION kPIN_MUX_DirectionOutput
167/* @} */
168
169/*!
170 * @brief Configures pin routing and optionally pin electrical features.
171 *
172 */
173void BOARD_InitLEDsPins(void); /* Function assigned for the Cortex-M0P */
174
175#define IOCON_PIO_HYS_EN 0x20u /*!<@brief Enable hysteresis */
176#define IOCON_PIO_INV_DI 0x00u /*!<@brief Input not invert */
177#define IOCON_PIO_MODE_PULLUP 0x10u /*!<@brief Selects pull-up function */
178#define IOCON_PIO_OD_DI 0x00u /*!<@brief Disables Open-drain function */
179
180/*! @name PIO0_0 (number 22), CN7[3]/CN8[8]/JP2/PIO0_0
181 @{ */
182/*!
183 * @brief Device name: USART0 */
184#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_RX_PERIPHERAL USART0
185/*!
186 * @brief USART0 signal: RXD */
187#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_RX_SIGNAL RXD
188/*!
189 * @brief PORT device name: 0U */
190#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_RX_PORT 0U
191/*!
192 * @brief 0U pin index: 0 */
193#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_RX_PIN 0U
194/*!
195 * @brief Pin name */
196#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_RX_PIN_NAME PIO0_0
197/*!
198 * @brief Label */
199#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_RX_LABEL "CN7[3]/CN8[8]/JP2/PIO0_0"
200/*!
201 * @brief Identifier name */
202#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_RX_NAME "DEBUG_UART_RX"
203/* @} */
204
205/*! @name PIO0_4 (number 7), CN6[7]/CN8[7]/CN5[5]/JP24/PIO0_4
206 @{ */
207/*!
208 * @brief Device name: USART0 */
209#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_TX_PERIPHERAL USART0
210/*!
211 * @brief USART0 signal: TXD */
212#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_TX_SIGNAL TXD
213/*!
214 * @brief PORT device name: 0U */
215#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_TX_PORT 0U
216/*!
217 * @brief 0U pin index: 4 */
218#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_TX_PIN 4U
219/*!
220 * @brief Pin name */
221#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_TX_PIN_NAME PIO0_4
222/*!
223 * @brief Label */
224#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_TX_LABEL "CN6[7]/CN8[7]/CN5[5]/JP24/PIO0_4"
225/*!
226 * @brief Identifier name */
227#define BOARD_INITDEBUG_UARTPINS_DEBUG_UART_TX_NAME "DEBUG_UART_TX"
228/* @} */
229
230/*!
231 * @brief Configures pin routing and optionally pin electrical features.
232 *
233 */
234void BOARD_InitDEBUG_UARTPins(void); /* Function assigned for the Cortex-M0P */
235
236#define IOCON_PIO_HYS_EN 0x20u /*!<@brief Enable hysteresis */
237#define IOCON_PIO_INV_DI 0x00u /*!<@brief Input not invert */
238#define IOCON_PIO_MODE_PULLUP 0x10u /*!<@brief Selects pull-up function */
239#define IOCON_PIO_OD_DI 0x00u /*!<@brief Disables Open-drain function */
240
241/*! @name SWCLK (number 8), CN6[8]/CN1[4]/U1[16]/SWCLK_PIO0_3
242 @{ */
243/*!
244 * @brief Device name: SWD */
245#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_SWDCLK_PERIPHERAL SWD
246/*!
247 * @brief SWD signal: SWCLK */
248#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_SWDCLK_SIGNAL SWCLK
249/*!
250 * @brief Pin name */
251#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_SWDCLK_PIN_NAME SWCLK
252/*!
253 * @brief Label */
254#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_SWDCLK_LABEL "CN6[8]/CN1[4]/U1[16]/SWCLK_PIO0_3"
255/*!
256 * @brief Identifier name */
257#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_SWDCLK_NAME "DEBUG_SWD_SWDCLK"
258/* @} */
259
260/*! @name SWDIO (number 9), CN6[9]/CN1[2]/U1[17]/SWDIO_PIO0_2
261 @{ */
262/*!
263 * @brief Device name: SWD */
264#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_SWDIO_PERIPHERAL SWD
265/*!
266 * @brief SWD signal: SWDIO */
267#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_SWDIO_SIGNAL SWDIO
268/*!
269 * @brief Pin name */
270#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_SWDIO_PIN_NAME SWDIO
271/*!
272 * @brief Label */
273#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_SWDIO_LABEL "CN6[9]/CN1[2]/U1[17]/SWDIO_PIO0_2"
274/*!
275 * @brief Identifier name */
276#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_SWDIO_NAME "DEBUG_SWD_SWDIO"
277/* @} */
278
279/*! @name RESETN (number 6), CN6[6]/CN1[10]/S3/CN4[3]/U1[3]/U1[8]/TRST_P0_5
280 @{ */
281/*!
282 * @brief Device name: SYSCON */
283#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_RESETN_PERIPHERAL SYSCON
284/*!
285 * @brief SYSCON signal: RESETN */
286#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_RESETN_SIGNAL RESETN
287/*!
288 * @brief Pin name */
289#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_RESETN_PIN_NAME RESETN
290/*!
291 * @brief Label */
292#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_RESETN_LABEL "CN6[6]/CN1[10]/S3/CN4[3]/U1[3]/U1[8]/TRST_P0_5"
293/*!
294 * @brief Identifier name */
295#define BOARD_INITSWD_DEBUGPINS_DEBUG_SWD_RESETN_NAME "DEBUG_SWD_RESETN"
296/* @} */
297
298/*!
299 * @brief Configures pin routing and optionally pin electrical features.
300 *
301 */
302void BOARD_InitSWD_DEBUGPins(void); /* Function assigned for the Cortex-M0P */
303
304#define IOCON_PIO_HYS_EN 0x20u /*!<@brief Enable hysteresis */
305#define IOCON_PIO_INV_DI 0x00u /*!<@brief Input not invert */
306#define IOCON_PIO_MODE_PULLUP 0x10u /*!<@brief Selects pull-up function */
307#define IOCON_PIO_OD_DI 0x00u /*!<@brief Disables Open-drain function */
308
309/*! @name PIO0_14 (number 23), CN7[2]/CN3[1]/JP4/PIO0_14
310 @{ */
311#define BOARD_INITI2CPINS_I2C_SCL_PERIPHERAL I2C0 /*!<@brief Device name: I2C0 */
312#define BOARD_INITI2CPINS_I2C_SCL_SIGNAL SCL /*!<@brief I2C0 signal: SCL */
313#define BOARD_INITI2CPINS_I2C_SCL_PORT 0U /*!<@brief PORT device name: 0U */
314#define BOARD_INITI2CPINS_I2C_SCL_PIN 14U /*!<@brief 0U pin index: 14 */
315#define BOARD_INITI2CPINS_I2C_SCL_PIN_NAME PIO0_14 /*!<@brief Pin name */
316#define BOARD_INITI2CPINS_I2C_SCL_LABEL "CN7[2]/CN3[1]/JP4/PIO0_14" /*!<@brief Label */
317#define BOARD_INITI2CPINS_I2C_SCL_NAME "I2C_SCL" /*!<@brief Identifier name */
318 /* @} */
319
320/*! @name PIO0_7 (number 20), CN7[5]/CN3[2]/JP23/CN5[4]/PIO0_7
321 @{ */
322/*!
323 * @brief Device name: I2C0 */
324#define BOARD_INITI2CPINS_I2C_SDA_PERIPHERAL I2C0
325/*!
326 * @brief I2C0 signal: SDA */
327#define BOARD_INITI2CPINS_I2C_SDA_SIGNAL SDA
328/*!
329 * @brief PORT device name: 0U */
330#define BOARD_INITI2CPINS_I2C_SDA_PORT 0U
331/*!
332 * @brief 0U pin index: 7 */
333#define BOARD_INITI2CPINS_I2C_SDA_PIN 7U
334/*!
335 * @brief Pin name */
336#define BOARD_INITI2CPINS_I2C_SDA_PIN_NAME PIO0_7
337/*!
338 * @brief Label */
339#define BOARD_INITI2CPINS_I2C_SDA_LABEL "CN7[5]/CN3[2]/JP23/CN5[4]/PIO0_7"
340/*!
341 * @brief Identifier name */
342#define BOARD_INITI2CPINS_I2C_SDA_NAME "I2C_SDA"
343/* @} */
344
345/*!
346 * @brief Configures pin routing and optionally pin electrical features.
347 *
348 */
349void BOARD_InitI2CPins(void); /* Function assigned for the Cortex-M0P */
350
351#define IOCON_PIO_HYS_EN 0x20u /*!<@brief Enable hysteresis */
352#define IOCON_PIO_INV_DI 0x00u /*!<@brief Input not invert */
353#define IOCON_PIO_MODE_PULLUP 0x10u /*!<@brief Selects pull-up function */
354#define IOCON_PIO_OD_DI 0x00u /*!<@brief Disables Open-drain function */
355
356/*! @name PIO0_13 (number 4), S1/CN8[4]/CN6[4]/D2/M_PIO0_13/PIO0_13
357 @{ */
358/*!
359 * @brief Device name: GPIO */
360#define BOARD_INITBUTTONSPINS_S1_PERIPHERAL GPIO
361/*!
362 * @brief GPIO signal: PIO0 */
363#define BOARD_INITBUTTONSPINS_S1_SIGNAL PIO0
364/*!
365 * @brief GPIO device name: GPIO */
366#define BOARD_INITBUTTONSPINS_S1_GPIO GPIO
367/*!
368 * @brief PIO0 pin index: 13 */
369#define BOARD_INITBUTTONSPINS_S1_GPIO_PIN 13U
370/*!
371 * @brief PORT device name: 0U */
372#define BOARD_INITBUTTONSPINS_S1_PORT 0U
373/*!
374 * @brief 0U pin index: 13 */
375#define BOARD_INITBUTTONSPINS_S1_PIN 13U
376/*!
377 * @brief GPIO PIO0 channel: 13 */
378#define BOARD_INITBUTTONSPINS_S1_CHANNEL 13
379/*!
380 * @brief Pin name */
381#define BOARD_INITBUTTONSPINS_S1_PIN_NAME PIO0_13
382/*!
383 * @brief Label */
384#define BOARD_INITBUTTONSPINS_S1_LABEL "S1/CN8[4]/CN6[4]/D2/M_PIO0_13/PIO0_13"
385/*!
386 * @brief Identifier name */
387#define BOARD_INITBUTTONSPINS_S1_NAME "S1"
388/*!
389 * @brief Direction */
390#define BOARD_INITBUTTONSPINS_S1_DIRECTION kPIN_MUX_DirectionInput
391/* @} */
392
393/*! @name PIO0_12 (number 5), S2/CN8[6]/CN6[5]/D3/M_PIO0_12/PIO0_12
394 @{ */
395/*!
396 * @brief Device name: GPIO */
397#define BOARD_INITBUTTONSPINS_S2_PERIPHERAL GPIO
398/*!
399 * @brief GPIO signal: PIO0 */
400#define BOARD_INITBUTTONSPINS_S2_SIGNAL PIO0
401/*!
402 * @brief GPIO device name: GPIO */
403#define BOARD_INITBUTTONSPINS_S2_GPIO GPIO
404/*!
405 * @brief PIO0 pin index: 12 */
406#define BOARD_INITBUTTONSPINS_S2_GPIO_PIN 12U
407/*!
408 * @brief PORT device name: 0U */
409#define BOARD_INITBUTTONSPINS_S2_PORT 0U
410/*!
411 * @brief 0U pin index: 12 */
412#define BOARD_INITBUTTONSPINS_S2_PIN 12U
413/*!
414 * @brief GPIO PIO0 channel: 12 */
415#define BOARD_INITBUTTONSPINS_S2_CHANNEL 12
416/*!
417 * @brief Pin name */
418#define BOARD_INITBUTTONSPINS_S2_PIN_NAME PIO0_12
419/*!
420 * @brief Label */
421#define BOARD_INITBUTTONSPINS_S2_LABEL "S2/CN8[6]/CN6[5]/D3/M_PIO0_12/PIO0_12"
422/*!
423 * @brief Identifier name */
424#define BOARD_INITBUTTONSPINS_S2_NAME "S2"
425/*!
426 * @brief Direction */
427#define BOARD_INITBUTTONSPINS_S2_DIRECTION kPIN_MUX_DirectionInput
428/* @} */
429
430/*!
431 * @brief Configures pin routing and optionally pin electrical features.
432 *
433 */
434void BOARD_InitBUTTONsPins(void); /* Function assigned for the Cortex-M0P */
435
436#if defined(__cplusplus)
437}
438#endif
439
440/*!
441 * @}
442 */
443#endif /* _PIN_MUX_H_ */
444
445/***********************************************************************************************************************
446 * EOF
447 **********************************************************************************************************************/
generated by cgit v1.2.3 (git 2.25.1) at 2025-08-30 22:57:56 +0100