aboutsummaryrefslogtreecommitdiff
path: root/lib/chibios-contrib/ext/mcux-sdk/devices/MIMXRT685S/xtensa_lowmem/min-rt/memmap.xmm
diff options
context:
space:
mode:
Diffstat (limited to 'lib/chibios-contrib/ext/mcux-sdk/devices/MIMXRT685S/xtensa_lowmem/min-rt/memmap.xmm')
-rw-r--r--lib/chibios-contrib/ext/mcux-sdk/devices/MIMXRT685S/xtensa_lowmem/min-rt/memmap.xmm74
1 files changed, 74 insertions, 0 deletions
diff --git a/lib/chibios-contrib/ext/mcux-sdk/devices/MIMXRT685S/xtensa_lowmem/min-rt/memmap.xmm b/lib/chibios-contrib/ext/mcux-sdk/devices/MIMXRT685S/xtensa_lowmem/min-rt/memmap.xmm
new file mode 100644
index 000000000..cb382cd12
--- /dev/null
+++ b/lib/chibios-contrib/ext/mcux-sdk/devices/MIMXRT685S/xtensa_lowmem/min-rt/memmap.xmm
@@ -0,0 +1,74 @@
1// Memory map file to generate linker scripts for programs without board I/O.
2
3// Customer ID=13270; Build=0x802a5; Copyright (c) 2004-2015 Cadence Design Systems, Inc.
4//
5// Permission is hereby granted, free of charge, to any person obtaining
6// a copy of this software and associated documentation files (the
7// "Software"), to deal in the Software without restriction, including
8// without limitation the rights to use, copy, modify, merge, publish,
9// distribute, sublicense, and/or sell copies of the Software, and to
10// permit persons to whom the Software is furnished to do so, subject to
11// the following conditions:
12//
13// The above copyright notice and this permission notice shall be included
14// in all copies or substantial portions of the Software.
15//
16// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
17// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
18// MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
19// IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
20// CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
21// TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
22// SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
23
24
25// A memory map is a sequence of memory descriptions and
26// optional parameter assignments.
27//
28// Each memory description has the following format:
29// BEGIN <name>
30// <addr> [,<paddr>] : <mem-type> : <mem-name> : <size> [,<psize>]
31// : [writable] [,executable] [,device] ;
32// <segment>*
33// END <name>
34//
35// where each <segment> description has the following format:
36// <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
37// : <section-name>* ;
38//
39// Each parameter assignment is a keyword/value pair in the following format:
40// <keyword> = <value> (no spaces in <value>)
41// or
42// <keyword> = "<value>" (spaces allowed in <value>)
43//
44// The following primitives are also defined:
45// PLACE SECTIONS( <section-name>* ) { WITH_SECTION(<section-name>)
46// | IN_SEGMENT(<seg-name>) }
47//
48// NOLOAD <section-name1> [ <section-name2> ... ]
49//
50// Please refer to the Xtensa LSP Reference Manual for more details.
51//
52BEGIN sram
530x4: sysram : sram : 0x23fffffc : executable, writable ;
54 sram0 : C : 0x4 - 0x23ffffff : STACK : HEAP : .sram.rodata .clib.rodata .rtos.rodata .rodata .sram.literal .literal .rtos.literal .clib.literal .sram.text .text .clib.text .rtos.text .clib.data .clib.percpu.data .rtos.percpu.data .rtos.data .sram.data .data __llvm_prf_names .clib.bss .clib.percpu.bss .rtos.percpu.bss .rtos.bss .sram.bss .bss;
55END sram
56
57BEGIN dram0
580x24000000: dataRam : dram0 : 0x10000 : writable ;
59 dram0_0 : C : 0x24000000 - 0x2400ffff : .dram0.rodata .ResetVector.literal .Level2InterruptVector.literal .Level3InterruptVector.literal .DebugExceptionVector.literal .NMIExceptionVector.literal .KernelExceptionVector.literal .UserExceptionVector.literal .DoubleExceptionVector.literal .iram0.literal .dram0.data .dram0.bss;
60END dram0
61
62BEGIN iram0
630x24020000: instRam : iram0 : 0x10000 : executable, writable ;
64 iram0_0 : F : 0x24020000 - 0x240203ff : .ResetVector.text .ResetHandler.literal .ResetHandler.text;
65 iram0_1 : F : 0x24020400 - 0x2402057b : .WindowVectors.text;
66 iram0_2 : F : 0x2402057c - 0x2402059b : .Level2InterruptVector.text;
67 iram0_3 : F : 0x2402059c - 0x240205bb : .Level3InterruptVector.text;
68 iram0_4 : F : 0x240205bc - 0x240205db : .DebugExceptionVector.text;
69 iram0_5 : F : 0x240205dc - 0x240205fb : .NMIExceptionVector.text;
70 iram0_6 : F : 0x240205fc - 0x2402061b : .KernelExceptionVector.text;
71 iram0_7 : F : 0x2402061c - 0x2402063b : .UserExceptionVector.text;
72 iram0_8 : F : 0x2402063c - 0x2402ffff : .DoubleExceptionVector.text .iram0.text;
73END iram0
74