aboutsummaryrefslogtreecommitdiff
path: root/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU
diff options
context:
space:
mode:
Diffstat (limited to 'lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU')
-rw-r--r--lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/Makefile214
-rw-r--r--lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/Makefile.3_0219
-rw-r--r--lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/README.md8
-rw-r--r--lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/chconf.h757
-rw-r--r--lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/eeprom.c300
-rw-r--r--lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/eeprom.h21
-rw-r--r--lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/halconf.h533
-rw-r--r--lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/halconf_community.h173
-rw-r--r--lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/main.c77
-rw-r--r--lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/mcuconf.h51
10 files changed, 2353 insertions, 0 deletions
diff --git a/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/Makefile b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/Makefile
new file mode 100644
index 000000000..a7a581033
--- /dev/null
+++ b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/Makefile
@@ -0,0 +1,214 @@
1##############################################################################
2# Build global options
3# NOTE: Can be overridden externally.
4#
5
6# Compiler options here.
7ifeq ($(USE_OPT),)
8 USE_OPT = -O2 -ggdb -fomit-frame-pointer -falign-functions=16
9endif
10
11# C specific options here (added to USE_OPT).
12ifeq ($(USE_COPT),)
13 USE_COPT =
14endif
15
16# C++ specific options here (added to USE_OPT).
17ifeq ($(USE_CPPOPT),)
18 USE_CPPOPT = -fno-rtti
19endif
20
21# Enable this if you want the linker to remove unused code and data
22ifeq ($(USE_LINK_GC),)
23 USE_LINK_GC = yes
24endif
25
26# Linker extra options here.
27ifeq ($(USE_LDOPT),)
28 USE_LDOPT =
29endif
30
31# Enable this if you want link time optimizations (LTO)
32ifeq ($(USE_LTO),)
33 USE_LTO = yes
34endif
35
36# If enabled, this option allows to compile the application in THUMB mode.
37ifeq ($(USE_THUMB),)
38 USE_THUMB = yes
39endif
40
41# Enable this if you want to see the full log while compiling.
42ifeq ($(USE_VERBOSE_COMPILE),)
43 USE_VERBOSE_COMPILE = no
44endif
45
46# If enabled, this option makes the build process faster by not compiling
47# modules not used in the current configuration.
48ifeq ($(USE_SMART_BUILD),)
49 USE_SMART_BUILD = yes
50endif
51
52#
53# Build global options
54##############################################################################
55
56##############################################################################
57# Architecture or project specific options
58#
59
60# Stack size to be allocated to the Cortex-M process stack. This stack is
61# the stack used by the main() thread.
62ifeq ($(USE_PROCESS_STACKSIZE),)
63 USE_PROCESS_STACKSIZE = 0x200
64endif
65
66# Stack size to the allocated to the Cortex-M main/exceptions stack. This
67# stack is used for processing interrupts and exceptions.
68ifeq ($(USE_EXCEPTIONS_STACKSIZE),)
69 USE_EXCEPTIONS_STACKSIZE = 0x400
70endif
71
72# Enables the use of FPU on Cortex-M4 (no, softfp, hard).
73ifeq ($(USE_FPU),)
74 USE_FPU = no
75endif
76
77#
78# Architecture or project specific options
79##############################################################################
80
81##############################################################################
82# Project, sources and paths
83#
84
85# Define project name here
86PROJECT = ch
87
88# Imported source files and paths
89CHIBIOS = ../../../../../ChibiOS
90CHIBIOS_CONTRIB = $(CHIBIOS)/../ChibiOS-Contrib
91# Licensing files.
92include $(CHIBIOS)/os/license/license.mk
93# Startup files.
94include $(CHIBIOS_CONTRIB)/os/common/startup/ARMCMx/compilers/GCC/mk/startup_k20x7.mk
95# HAL-OSAL files (optional).
96include $(CHIBIOS_CONTRIB)/os/hal/hal.mk
97include $(CHIBIOS_CONTRIB)/os/hal/ports/KINETIS/K20x/platform.mk
98include $(CHIBIOS_CONTRIB)/os/hal/boards/PJRC_TEENSY_3_1/board.mk
99include $(CHIBIOS)/os/hal/osal/rt-nil/osal.mk
100# RTOS files (optional).
101include $(CHIBIOS)/os/rt/rt.mk
102include $(CHIBIOS)/os/common/ports/ARMCMx/compilers/GCC/mk/port_v7m.mk
103# Other files (optional).
104
105# Define linker script file here
106LDSCRIPT= $(STARTUPLD_CONTRIB)/MK20DX256.ld
107
108# C sources that can be compiled in ARM or THUMB mode depending on the global
109# setting.
110CSRC = $(ALLCSRC) \
111 $(TESTSRC) \
112 eeprom.c \
113 main.c
114
115# C++ sources that can be compiled in ARM or THUMB mode depending on the global
116# setting.
117CPPSRC = $(ALLCPPSRC)
118
119# C sources to be compiled in ARM mode regardless of the global setting.
120# NOTE: Mixing ARM and THUMB mode enables the -mthumb-interwork compiler
121# option that results in lower performance and larger code size.
122ACSRC =
123
124# C++ sources to be compiled in ARM mode regardless of the global setting.
125# NOTE: Mixing ARM and THUMB mode enables the -mthumb-interwork compiler
126# option that results in lower performance and larger code size.
127ACPPSRC =
128
129# C sources to be compiled in THUMB mode regardless of the global setting.
130# NOTE: Mixing ARM and THUMB mode enables the -mthumb-interwork compiler
131# option that results in lower performance and larger code size.
132TCSRC =
133
134# C sources to be compiled in THUMB mode regardless of the global setting.
135# NOTE: Mixing ARM and THUMB mode enables the -mthumb-interwork compiler
136# option that results in lower performance and larger code size.
137TCPPSRC =
138
139# List ASM source files here
140ASMSRC = $(ALLASMSRC)
141ASMXSRC = $(ALLXASMSRC)
142
143INCDIR = $(ALLINC) $(TESTINC) \
144 $(TESTHAL)
145
146#
147# Project, sources and paths
148##############################################################################
149
150##############################################################################
151# Compiler settings
152#
153
154MCU = cortex-m4
155
156#TRGT = arm-elf-
157TRGT = arm-none-eabi-
158CC = $(TRGT)gcc
159CPPC = $(TRGT)g++
160# Enable loading with g++ only if you need C++ runtime support.
161# NOTE: You can use C++ even without C++ support if you are careful. C++
162# runtime support makes code size explode.
163LD = $(TRGT)gcc
164#LD = $(TRGT)g++
165CP = $(TRGT)objcopy
166AS = $(TRGT)gcc -x assembler-with-cpp
167AR = $(TRGT)ar
168OD = $(TRGT)objdump
169SZ = $(TRGT)size
170HEX = $(CP) -O ihex
171BIN = $(CP) -O binary
172SREC = $(CP) -O srec
173
174# ARM-specific options here
175AOPT =
176
177# THUMB-specific options here
178TOPT = -mthumb -DTHUMB
179
180# Define C warning options here
181CWARN = -Wall -Wextra -Wundef -Wstrict-prototypes
182
183# Define C++ warning options here
184CPPWARN = -Wall -Wextra -Wundef
185
186#
187# Compiler settings
188##############################################################################
189
190##############################################################################
191# Start of user section
192#
193
194# List all user C define here, like -D_DEBUG=1
195UDEFS =
196
197# Define ASM defines here
198UADEFS =
199
200# List all user directories here
201UINCDIR =
202
203# List the user directory to look for the libraries here
204ULIBDIR =
205
206# List all user libraries here
207ULIBS =
208
209#
210# End of user defines
211##############################################################################
212
213RULESPATH = $(CHIBIOS)/os/common/startup/ARMCMx/compilers/GCC/mk
214include $(RULESPATH)/rules.mk
diff --git a/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/Makefile.3_0 b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/Makefile.3_0
new file mode 100644
index 000000000..78fe39285
--- /dev/null
+++ b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/Makefile.3_0
@@ -0,0 +1,219 @@
1##############################################################################
2# Build global options
3# NOTE: Can be overridden externally.
4#
5
6# Compiler options here.
7ifeq ($(USE_OPT),)
8 USE_OPT = -O0 -ggdb -fomit-frame-pointer -falign-functions=16
9endif
10
11# C specific options here (added to USE_OPT).
12ifeq ($(USE_COPT),)
13 USE_COPT =
14endif
15
16# C++ specific options here (added to USE_OPT).
17ifeq ($(USE_CPPOPT),)
18 USE_CPPOPT = -fno-rtti
19endif
20
21# Enable this if you want the linker to remove unused code and data
22ifeq ($(USE_LINK_GC),)
23 USE_LINK_GC = yes
24endif
25
26# Linker extra options here.
27ifeq ($(USE_LDOPT),)
28 USE_LDOPT =
29endif
30
31# Enable this if you want link time optimizations (LTO)
32ifeq ($(USE_LTO),)
33 USE_LTO = no
34endif
35
36# If enabled, this option allows to compile the application in THUMB mode.
37ifeq ($(USE_THUMB),)
38 USE_THUMB = yes
39endif
40
41# Enable this if you want to see the full log while compiling.
42ifeq ($(USE_VERBOSE_COMPILE),)
43 USE_VERBOSE_COMPILE = no
44endif
45
46# If enabled, this option makes the build process faster by not compiling
47# modules not used in the current configuration.
48ifeq ($(USE_SMART_BUILD),)
49 USE_SMART_BUILD = yes
50endif
51
52#
53# Build global options
54##############################################################################
55
56##############################################################################
57# Architecture or project specific options
58#
59
60# Stack size to be allocated to the Cortex-M process stack. This stack is
61# the stack used by the main() thread.
62ifeq ($(USE_PROCESS_STACKSIZE),)
63 USE_PROCESS_STACKSIZE = 0x200
64endif
65
66# Stack size to the allocated to the Cortex-M main/exceptions stack. This
67# stack is used for processing interrupts and exceptions.
68ifeq ($(USE_EXCEPTIONS_STACKSIZE),)
69 USE_EXCEPTIONS_STACKSIZE = 0x400
70endif
71
72# Enables the use of FPU on Cortex-M4 (no, softfp, hard).
73ifeq ($(USE_FPU),)
74 USE_FPU = no
75endif
76
77#
78# Architecture or project specific options
79##############################################################################
80
81##############################################################################
82# Project, sources and paths
83#
84
85# Define project name here
86PROJECT = ch
87
88# Imported source files and paths
89CHIBIOS = ../../../../../ChibiOS-RT
90CHIBIOS_CONTRIB = $(CHIBIOS)/../ChibiOS-Contrib
91# Startup files.
92include $(CHIBIOS_CONTRIB)/os/common/startup/ARMCMx/compilers/GCC/mk/startup_k20x5.mk
93# HAL-OSAL files (optional).
94include $(CHIBIOS)/os/hal/hal.mk
95include $(CHIBIOS_CONTRIB)/os/hal/ports/KINETIS/K20x/platform.mk
96include $(CHIBIOS_CONTRIB)/os/hal/boards/PJRC_TEENSY_3/board.mk
97include $(CHIBIOS)/os/hal/osal/rt/osal.mk
98# RTOS files (optional).
99include $(CHIBIOS)/os/rt/rt.mk
100include $(CHIBIOS)/os/common/ports/ARMCMx/compilers/GCC/mk/port_v7m.mk
101# Other files (optional).
102
103# Define linker script file here
104LDSCRIPT= $(STARTUPLD)/MK20DX128.ld
105
106# C sources that can be compiled in ARM or THUMB mode depending on the global
107# setting.
108CSRC = $(STARTUPSRC) \
109 $(KERNSRC) \
110 $(PORTSRC) \
111 $(OSALSRC) \
112 $(HALSRC) \
113 $(PLATFORMSRC) \
114 $(BOARDSRC) \
115 eeprom.c \
116 main.c
117
118# C++ sources that can be compiled in ARM or THUMB mode depending on the global
119# setting.
120CPPSRC =
121
122# C sources to be compiled in ARM mode regardless of the global setting.
123# NOTE: Mixing ARM and THUMB mode enables the -mthumb-interwork compiler
124# option that results in lower performance and larger code size.
125ACSRC =
126
127# C++ sources to be compiled in ARM mode regardless of the global setting.
128# NOTE: Mixing ARM and THUMB mode enables the -mthumb-interwork compiler
129# option that results in lower performance and larger code size.
130ACPPSRC =
131
132# C sources to be compiled in THUMB mode regardless of the global setting.
133# NOTE: Mixing ARM and THUMB mode enables the -mthumb-interwork compiler
134# option that results in lower performance and larger code size.
135TCSRC =
136
137# C sources to be compiled in THUMB mode regardless of the global setting.
138# NOTE: Mixing ARM and THUMB mode enables the -mthumb-interwork compiler
139# option that results in lower performance and larger code size.
140TCPPSRC =
141
142# List ASM source files here
143ASMSRC =
144ASMXSRC = $(STARTUPASM) $(PORTASM) $(OSALASM)
145
146INCDIR = $(CHIBIOS)/os/license \
147 $(STARTUPINC) $(KERNINC) $(PORTINC) $(OSALINC) \
148 $(HALINC) $(PLATFORMINC) $(BOARDINC) $(TESTINC) \
149 $(CHIBIOS)/os/various
150
151#
152# Project, sources and paths
153##############################################################################
154
155##############################################################################
156# Compiler settings
157#
158
159MCU = cortex-m4
160
161#TRGT = arm-elf-
162TRGT = arm-none-eabi-
163CC = $(TRGT)gcc
164CPPC = $(TRGT)g++
165# Enable loading with g++ only if you need C++ runtime support.
166# NOTE: You can use C++ even without C++ support if you are careful. C++
167# runtime support makes code size explode.
168LD = $(TRGT)gcc
169#LD = $(TRGT)g++
170CP = $(TRGT)objcopy
171AS = $(TRGT)gcc -x assembler-with-cpp
172AR = $(TRGT)ar
173OD = $(TRGT)objdump
174SZ = $(TRGT)size
175HEX = $(CP) -O ihex
176BIN = $(CP) -O binary
177SREC = $(CP) -O srec
178
179# ARM-specific options here
180AOPT =
181
182# THUMB-specific options here
183TOPT = -mthumb -DTHUMB
184
185# Define C warning options here
186CWARN = -Wall -Wextra -Wundef -Wstrict-prototypes
187
188# Define C++ warning options here
189CPPWARN = -Wall -Wextra -Wundef
190
191#
192# Compiler settings
193##############################################################################
194
195##############################################################################
196# Start of user section
197#
198
199# List all user C define here, like -D_DEBUG=1
200UDEFS =
201
202# Define ASM defines here
203UADEFS =
204
205# List all user directories here
206UINCDIR =
207
208# List the user directory to look for the libraries here
209ULIBDIR =
210
211# List all user libraries here
212ULIBS =
213
214#
215# End of user defines
216##############################################################################
217
218RULESPATH = $(CHIBIOS)/os/common/startup/ARMCMx/compilers/GCC
219include $(RULESPATH)/rules.mk
diff --git a/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/README.md b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/README.md
new file mode 100644
index 000000000..7f01bac7b
--- /dev/null
+++ b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/README.md
@@ -0,0 +1,8 @@
1# Teensy 3.0 EEPROM via FlexRAM example
2
3FlexRAM, which is present on K20x MCUs, is configured to EEPROM mode, so it behaves like EEPROM. The maximum available size is 2K, but explicitly using a smaller chunk enables wear-levelling and increases write endurance.
4
5
6## Credits
7
8Most of the actual EEPROM code is from [PJRC/Teensyduino](https://www.pjrc.com/teensy/teensyduino.html). \ No newline at end of file
diff --git a/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/chconf.h b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/chconf.h
new file mode 100644
index 000000000..c6e3413db
--- /dev/null
+++ b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/chconf.h
@@ -0,0 +1,757 @@
1/*
2 ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
3
4 Licensed under the Apache License, Version 2.0 (the "License");
5 you may not use this file except in compliance with the License.
6 You may obtain a copy of the License at
7
8 http://www.apache.org/licenses/LICENSE-2.0
9
10 Unless required by applicable law or agreed to in writing, software
11 distributed under the License is distributed on an "AS IS" BASIS,
12 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 See the License for the specific language governing permissions and
14 limitations under the License.
15*/
16
17/**
18 * @file rt/templates/chconf.h
19 * @brief Configuration file template.
20 * @details A copy of this file must be placed in each project directory, it
21 * contains the application specific kernel settings.
22 *
23 * @addtogroup config
24 * @details Kernel related settings and hooks.
25 * @{
26 */
27
28#ifndef CHCONF_H
29#define CHCONF_H
30
31#define _CHIBIOS_RT_CONF_
32#define _CHIBIOS_RT_CONF_VER_6_1_
33
34/*===========================================================================*/
35/**
36 * @name System timers settings
37 * @{
38 */
39/*===========================================================================*/
40
41/**
42 * @brief System time counter resolution.
43 * @note Allowed values are 16 or 32 bits.
44 */
45#if !defined(CH_CFG_ST_RESOLUTION)
46#define CH_CFG_ST_RESOLUTION 32
47#endif
48
49/**
50 * @brief System tick frequency.
51 * @details Frequency of the system timer that drives the system ticks. This
52 * setting also defines the system tick time unit.
53 */
54#if !defined(CH_CFG_ST_FREQUENCY)
55#define CH_CFG_ST_FREQUENCY 10000
56#endif
57
58/**
59 * @brief Time intervals data size.
60 * @note Allowed values are 16, 32 or 64 bits.
61 */
62#if !defined(CH_CFG_INTERVALS_SIZE)
63#define CH_CFG_INTERVALS_SIZE 32
64#endif
65
66/**
67 * @brief Time types data size.
68 * @note Allowed values are 16 or 32 bits.
69 */
70#if !defined(CH_CFG_TIME_TYPES_SIZE)
71#define CH_CFG_TIME_TYPES_SIZE 32
72#endif
73
74/**
75 * @brief Time delta constant for the tick-less mode.
76 * @note If this value is zero then the system uses the classic
77 * periodic tick. This value represents the minimum number
78 * of ticks that is safe to specify in a timeout directive.
79 * The value one is not valid, timeouts are rounded up to
80 * this value.
81 */
82#if !defined(CH_CFG_ST_TIMEDELTA)
83#define CH_CFG_ST_TIMEDELTA 2
84#endif
85
86/** @} */
87
88/*===========================================================================*/
89/**
90 * @name Kernel parameters and options
91 * @{
92 */
93/*===========================================================================*/
94
95/**
96 * @brief Round robin interval.
97 * @details This constant is the number of system ticks allowed for the
98 * threads before preemption occurs. Setting this value to zero
99 * disables the preemption for threads with equal priority and the
100 * round robin becomes cooperative. Note that higher priority
101 * threads can still preempt, the kernel is always preemptive.
102 * @note Disabling the round robin preemption makes the kernel more compact
103 * and generally faster.
104 * @note The round robin preemption is not supported in tickless mode and
105 * must be set to zero in that case.
106 */
107#if !defined(CH_CFG_TIME_QUANTUM)
108#define CH_CFG_TIME_QUANTUM 0
109#endif
110
111/**
112 * @brief Idle thread automatic spawn suppression.
113 * @details When this option is activated the function @p chSysInit()
114 * does not spawn the idle thread. The application @p main()
115 * function becomes the idle thread and must implement an
116 * infinite loop.
117 */
118#if !defined(CH_CFG_NO_IDLE_THREAD)
119#define CH_CFG_NO_IDLE_THREAD FALSE
120#endif
121
122/** @} */
123
124/*===========================================================================*/
125/**
126 * @name Performance options
127 * @{
128 */
129/*===========================================================================*/
130
131/**
132 * @brief OS optimization.
133 * @details If enabled then time efficient rather than space efficient code
134 * is used when two possible implementations exist.
135 *
136 * @note This is not related to the compiler optimization options.
137 * @note The default is @p TRUE.
138 */
139#if !defined(CH_CFG_OPTIMIZE_SPEED)
140#define CH_CFG_OPTIMIZE_SPEED TRUE
141#endif
142
143/** @} */
144
145/*===========================================================================*/
146/**
147 * @name Subsystem options
148 * @{
149 */
150/*===========================================================================*/
151
152/**
153 * @brief Time Measurement APIs.
154 * @details If enabled then the time measurement APIs are included in
155 * the kernel.
156 *
157 * @note The default is @p TRUE.
158 */
159#if !defined(CH_CFG_USE_TM)
160#define CH_CFG_USE_TM FALSE
161#endif
162
163/**
164 * @brief Threads registry APIs.
165 * @details If enabled then the registry APIs are included in the kernel.
166 *
167 * @note The default is @p TRUE.
168 */
169#if !defined(CH_CFG_USE_REGISTRY)
170#define CH_CFG_USE_REGISTRY TRUE
171#endif
172
173/**
174 * @brief Threads synchronization APIs.
175 * @details If enabled then the @p chThdWait() function is included in
176 * the kernel.
177 *
178 * @note The default is @p TRUE.
179 */
180#if !defined(CH_CFG_USE_WAITEXIT)
181#define CH_CFG_USE_WAITEXIT TRUE
182#endif
183
184/**
185 * @brief Semaphores APIs.
186 * @details If enabled then the Semaphores APIs are included in the kernel.
187 *
188 * @note The default is @p TRUE.
189 */
190#if !defined(CH_CFG_USE_SEMAPHORES)
191#define CH_CFG_USE_SEMAPHORES TRUE
192#endif
193
194/**
195 * @brief Semaphores queuing mode.
196 * @details If enabled then the threads are enqueued on semaphores by
197 * priority rather than in FIFO order.
198 *
199 * @note The default is @p FALSE. Enable this if you have special
200 * requirements.
201 * @note Requires @p CH_CFG_USE_SEMAPHORES.
202 */
203#if !defined(CH_CFG_USE_SEMAPHORES_PRIORITY)
204#define CH_CFG_USE_SEMAPHORES_PRIORITY FALSE
205#endif
206
207/**
208 * @brief Mutexes APIs.
209 * @details If enabled then the mutexes APIs are included in the kernel.
210 *
211 * @note The default is @p TRUE.
212 */
213#if !defined(CH_CFG_USE_MUTEXES)
214#define CH_CFG_USE_MUTEXES TRUE
215#endif
216
217/**
218 * @brief Enables recursive behavior on mutexes.
219 * @note Recursive mutexes are heavier and have an increased
220 * memory footprint.
221 *
222 * @note The default is @p FALSE.
223 * @note Requires @p CH_CFG_USE_MUTEXES.
224 */
225#if !defined(CH_CFG_USE_MUTEXES_RECURSIVE)
226#define CH_CFG_USE_MUTEXES_RECURSIVE FALSE
227#endif
228
229/**
230 * @brief Conditional Variables APIs.
231 * @details If enabled then the conditional variables APIs are included
232 * in the kernel.
233 *
234 * @note The default is @p TRUE.
235 * @note Requires @p CH_CFG_USE_MUTEXES.
236 */
237#if !defined(CH_CFG_USE_CONDVARS)
238#define CH_CFG_USE_CONDVARS TRUE
239#endif
240
241/**
242 * @brief Conditional Variables APIs with timeout.
243 * @details If enabled then the conditional variables APIs with timeout
244 * specification are included in the kernel.
245 *
246 * @note The default is @p TRUE.
247 * @note Requires @p CH_CFG_USE_CONDVARS.
248 */
249#if !defined(CH_CFG_USE_CONDVARS_TIMEOUT)
250#define CH_CFG_USE_CONDVARS_TIMEOUT TRUE
251#endif
252
253/**
254 * @brief Events Flags APIs.
255 * @details If enabled then the event flags APIs are included in the kernel.
256 *
257 * @note The default is @p TRUE.
258 */
259#if !defined(CH_CFG_USE_EVENTS)
260#define CH_CFG_USE_EVENTS TRUE
261#endif
262
263/**
264 * @brief Events Flags APIs with timeout.
265 * @details If enabled then the events APIs with timeout specification
266 * are included in the kernel.
267 *
268 * @note The default is @p TRUE.
269 * @note Requires @p CH_CFG_USE_EVENTS.
270 */
271#if !defined(CH_CFG_USE_EVENTS_TIMEOUT)
272#define CH_CFG_USE_EVENTS_TIMEOUT TRUE
273#endif
274
275/**
276 * @brief Synchronous Messages APIs.
277 * @details If enabled then the synchronous messages APIs are included
278 * in the kernel.
279 *
280 * @note The default is @p TRUE.
281 */
282#if !defined(CH_CFG_USE_MESSAGES)
283#define CH_CFG_USE_MESSAGES TRUE
284#endif
285
286/**
287 * @brief Synchronous Messages queuing mode.
288 * @details If enabled then messages are served by priority rather than in
289 * FIFO order.
290 *
291 * @note The default is @p FALSE. Enable this if you have special
292 * requirements.
293 * @note Requires @p CH_CFG_USE_MESSAGES.
294 */
295#if !defined(CH_CFG_USE_MESSAGES_PRIORITY)
296#define CH_CFG_USE_MESSAGES_PRIORITY FALSE
297#endif
298
299/**
300 * @brief Dynamic Threads APIs.
301 * @details If enabled then the dynamic threads creation APIs are included
302 * in the kernel.
303 *
304 * @note The default is @p TRUE.
305 * @note Requires @p CH_CFG_USE_WAITEXIT.
306 * @note Requires @p CH_CFG_USE_HEAP and/or @p CH_CFG_USE_MEMPOOLS.
307 */
308#if !defined(CH_CFG_USE_DYNAMIC)
309#define CH_CFG_USE_DYNAMIC TRUE
310#endif
311
312/** @} */
313
314/*===========================================================================*/
315/**
316 * @name OSLIB options
317 * @{
318 */
319/*===========================================================================*/
320
321/**
322 * @brief Mailboxes APIs.
323 * @details If enabled then the asynchronous messages (mailboxes) APIs are
324 * included in the kernel.
325 *
326 * @note The default is @p TRUE.
327 * @note Requires @p CH_CFG_USE_SEMAPHORES.
328 */
329#if !defined(CH_CFG_USE_MAILBOXES)
330#define CH_CFG_USE_MAILBOXES TRUE
331#endif
332
333/**
334 * @brief Core Memory Manager APIs.
335 * @details If enabled then the core memory manager APIs are included
336 * in the kernel.
337 *
338 * @note The default is @p TRUE.
339 */
340#if !defined(CH_CFG_USE_MEMCORE)
341#define CH_CFG_USE_MEMCORE TRUE
342#endif
343
344/**
345 * @brief Managed RAM size.
346 * @details Size of the RAM area to be managed by the OS. If set to zero
347 * then the whole available RAM is used. The core memory is made
348 * available to the heap allocator and/or can be used directly through
349 * the simplified core memory allocator.
350 *
351 * @note In order to let the OS manage the whole RAM the linker script must
352 * provide the @p __heap_base__ and @p __heap_end__ symbols.
353 * @note Requires @p CH_CFG_USE_MEMCORE.
354 */
355#if !defined(CH_CFG_MEMCORE_SIZE)
356#define CH_CFG_MEMCORE_SIZE 0
357#endif
358
359/**
360 * @brief Heap Allocator APIs.
361 * @details If enabled then the memory heap allocator APIs are included
362 * in the kernel.
363 *
364 * @note The default is @p TRUE.
365 * @note Requires @p CH_CFG_USE_MEMCORE and either @p CH_CFG_USE_MUTEXES or
366 * @p CH_CFG_USE_SEMAPHORES.
367 * @note Mutexes are recommended.
368 */
369#if !defined(CH_CFG_USE_HEAP)
370#define CH_CFG_USE_HEAP TRUE
371#endif
372
373/**
374 * @brief Memory Pools Allocator APIs.
375 * @details If enabled then the memory pools allocator APIs are included
376 * in the kernel.
377 *
378 * @note The default is @p TRUE.
379 */
380#if !defined(CH_CFG_USE_MEMPOOLS)
381#define CH_CFG_USE_MEMPOOLS TRUE
382#endif
383
384/**
385 * @brief Objects FIFOs APIs.
386 * @details If enabled then the objects FIFOs APIs are included
387 * in the kernel.
388 *
389 * @note The default is @p TRUE.
390 */
391#if !defined(CH_CFG_USE_OBJ_FIFOS)
392#define CH_CFG_USE_OBJ_FIFOS TRUE
393#endif
394
395/**
396 * @brief Pipes APIs.
397 * @details If enabled then the pipes APIs are included
398 * in the kernel.
399 *
400 * @note The default is @p TRUE.
401 */
402#if !defined(CH_CFG_USE_PIPES)
403#define CH_CFG_USE_PIPES TRUE
404#endif
405
406/**
407 * @brief Objects Caches APIs.
408 * @details If enabled then the objects caches APIs are included
409 * in the kernel.
410 *
411 * @note The default is @p TRUE.
412 */
413#if !defined(CH_CFG_USE_OBJ_CACHES)
414#define CH_CFG_USE_OBJ_CACHES TRUE
415#endif
416
417/**
418 * @brief Delegate threads APIs.
419 * @details If enabled then the delegate threads APIs are included
420 * in the kernel.
421 *
422 * @note The default is @p TRUE.
423 */
424#if !defined(CH_CFG_USE_DELEGATES)
425#define CH_CFG_USE_DELEGATES TRUE
426#endif
427
428/**
429 * @brief Jobs Queues APIs.
430 * @details If enabled then the jobs queues APIs are included
431 * in the kernel.
432 *
433 * @note The default is @p TRUE.
434 */
435#if !defined(CH_CFG_USE_JOBS)
436#define CH_CFG_USE_JOBS TRUE
437#endif
438
439/** @} */
440
441/*===========================================================================*/
442/**
443 * @name Objects factory options
444 * @{
445 */
446/*===========================================================================*/
447
448/**
449 * @brief Objects Factory APIs.
450 * @details If enabled then the objects factory APIs are included in the
451 * kernel.
452 *
453 * @note The default is @p FALSE.
454 */
455#if !defined(CH_CFG_USE_FACTORY)
456#define CH_CFG_USE_FACTORY TRUE
457#endif
458
459/**
460 * @brief Maximum length for object names.
461 * @details If the specified length is zero then the name is stored by
462 * pointer but this could have unintended side effects.
463 */
464#if !defined(CH_CFG_FACTORY_MAX_NAMES_LENGTH)
465#define CH_CFG_FACTORY_MAX_NAMES_LENGTH 8
466#endif
467
468/**
469 * @brief Enables the registry of generic objects.
470 */
471#if !defined(CH_CFG_FACTORY_OBJECTS_REGISTRY)
472#define CH_CFG_FACTORY_OBJECTS_REGISTRY TRUE
473#endif
474
475/**
476 * @brief Enables factory for generic buffers.
477 */
478#if !defined(CH_CFG_FACTORY_GENERIC_BUFFERS)
479#define CH_CFG_FACTORY_GENERIC_BUFFERS TRUE
480#endif
481
482/**
483 * @brief Enables factory for semaphores.
484 */
485#if !defined(CH_CFG_FACTORY_SEMAPHORES)
486#define CH_CFG_FACTORY_SEMAPHORES TRUE
487#endif
488
489/**
490 * @brief Enables factory for mailboxes.
491 */
492#if !defined(CH_CFG_FACTORY_MAILBOXES)
493#define CH_CFG_FACTORY_MAILBOXES TRUE
494#endif
495
496/**
497 * @brief Enables factory for objects FIFOs.
498 */
499#if !defined(CH_CFG_FACTORY_OBJ_FIFOS)
500#define CH_CFG_FACTORY_OBJ_FIFOS TRUE
501#endif
502
503/**
504 * @brief Enables factory for Pipes.
505 */
506#if !defined(CH_CFG_FACTORY_PIPES) || defined(__DOXYGEN__)
507#define CH_CFG_FACTORY_PIPES TRUE
508#endif
509
510/** @} */
511
512/*===========================================================================*/
513/**
514 * @name Debug options
515 * @{
516 */
517/*===========================================================================*/
518
519/**
520 * @brief Debug option, kernel statistics.
521 *
522 * @note The default is @p FALSE.
523 */
524#if !defined(CH_DBG_STATISTICS)
525#define CH_DBG_STATISTICS FALSE
526#endif
527
528/**
529 * @brief Debug option, system state check.
530 * @details If enabled the correct call protocol for system APIs is checked
531 * at runtime.
532 *
533 * @note The default is @p FALSE.
534 */
535#if !defined(CH_DBG_SYSTEM_STATE_CHECK)
536#define CH_DBG_SYSTEM_STATE_CHECK FALSE
537#endif
538
539/**
540 * @brief Debug option, parameters checks.
541 * @details If enabled then the checks on the API functions input
542 * parameters are activated.
543 *
544 * @note The default is @p FALSE.
545 */
546#if !defined(CH_DBG_ENABLE_CHECKS)
547#define CH_DBG_ENABLE_CHECKS FALSE
548#endif
549
550/**
551 * @brief Debug option, consistency checks.
552 * @details If enabled then all the assertions in the kernel code are
553 * activated. This includes consistency checks inside the kernel,
554 * runtime anomalies and port-defined checks.
555 *
556 * @note The default is @p FALSE.
557 */
558#if !defined(CH_DBG_ENABLE_ASSERTS)
559#define CH_DBG_ENABLE_ASSERTS FALSE
560#endif
561
562/**
563 * @brief Debug option, trace buffer.
564 * @details If enabled then the trace buffer is activated.
565 *
566 * @note The default is @p CH_DBG_TRACE_MASK_DISABLED.
567 */
568#if !defined(CH_DBG_TRACE_MASK)
569#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
570#endif
571
572/**
573 * @brief Trace buffer entries.
574 * @note The trace buffer is only allocated if @p CH_DBG_TRACE_MASK is
575 * different from @p CH_DBG_TRACE_MASK_DISABLED.
576 */
577#if !defined(CH_DBG_TRACE_BUFFER_SIZE)
578#define CH_DBG_TRACE_BUFFER_SIZE 128
579#endif
580
581/**
582 * @brief Debug option, stack checks.
583 * @details If enabled then a runtime stack check is performed.
584 *
585 * @note The default is @p FALSE.
586 * @note The stack check is performed in a architecture/port dependent way.
587 * It may not be implemented or some ports.
588 * @note The default failure mode is to halt the system with the global
589 * @p panic_msg variable set to @p NULL.
590 */
591#if !defined(CH_DBG_ENABLE_STACK_CHECK)
592#define CH_DBG_ENABLE_STACK_CHECK FALSE
593#endif
594
595/**
596 * @brief Debug option, stacks initialization.
597 * @details If enabled then the threads working area is filled with a byte
598 * value when a thread is created. This can be useful for the
599 * runtime measurement of the used stack.
600 *
601 * @note The default is @p FALSE.
602 */
603#if !defined(CH_DBG_FILL_THREADS)
604#define CH_DBG_FILL_THREADS FALSE
605#endif
606
607/**
608 * @brief Debug option, threads profiling.
609 * @details If enabled then a field is added to the @p thread_t structure that
610 * counts the system ticks occurred while executing the thread.
611 *
612 * @note The default is @p FALSE.
613 * @note This debug option is not currently compatible with the
614 * tickless mode.
615 */
616#if !defined(CH_DBG_THREADS_PROFILING)
617#define CH_DBG_THREADS_PROFILING FALSE
618#endif
619
620/** @} */
621
622/*===========================================================================*/
623/**
624 * @name Kernel hooks
625 * @{
626 */
627/*===========================================================================*/
628
629/**
630 * @brief System structure extension.
631 * @details User fields added to the end of the @p ch_system_t structure.
632 */
633#define CH_CFG_SYSTEM_EXTRA_FIELDS \
634 /* Add threads custom fields here.*/
635
636/**
637 * @brief System initialization hook.
638 * @details User initialization code added to the @p chSysInit() function
639 * just before interrupts are enabled globally.
640 */
641#define CH_CFG_SYSTEM_INIT_HOOK() { \
642 /* Add threads initialization code here.*/ \
643}
644
645/**
646 * @brief Threads descriptor structure extension.
647 * @details User fields added to the end of the @p thread_t structure.
648 */
649#define CH_CFG_THREAD_EXTRA_FIELDS \
650 /* Add threads custom fields here.*/
651
652/**
653 * @brief Threads initialization hook.
654 * @details User initialization code added to the @p _thread_init() function.
655 *
656 * @note It is invoked from within @p _thread_init() and implicitly from all
657 * the threads creation APIs.
658 */
659#define CH_CFG_THREAD_INIT_HOOK(tp) { \
660 /* Add threads initialization code here.*/ \
661}
662
663/**
664 * @brief Threads finalization hook.
665 * @details User finalization code added to the @p chThdExit() API.
666 */
667#define CH_CFG_THREAD_EXIT_HOOK(tp) { \
668 /* Add threads finalization code here.*/ \
669}
670
671/**
672 * @brief Context switch hook.
673 * @details This hook is invoked just before switching between threads.
674 */
675#define CH_CFG_CONTEXT_SWITCH_HOOK(ntp, otp) { \
676 /* Context switch code here.*/ \
677}
678
679/**
680 * @brief ISR enter hook.
681 */
682#define CH_CFG_IRQ_PROLOGUE_HOOK() { \
683 /* IRQ prologue code here.*/ \
684}
685
686/**
687 * @brief ISR exit hook.
688 */
689#define CH_CFG_IRQ_EPILOGUE_HOOK() { \
690 /* IRQ epilogue code here.*/ \
691}
692
693/**
694 * @brief Idle thread enter hook.
695 * @note This hook is invoked within a critical zone, no OS functions
696 * should be invoked from here.
697 * @note This macro can be used to activate a power saving mode.
698 */
699#define CH_CFG_IDLE_ENTER_HOOK() { \
700 /* Idle-enter code here.*/ \
701}
702
703/**
704 * @brief Idle thread leave hook.
705 * @note This hook is invoked within a critical zone, no OS functions
706 * should be invoked from here.
707 * @note This macro can be used to deactivate a power saving mode.
708 */
709#define CH_CFG_IDLE_LEAVE_HOOK() { \
710 /* Idle-leave code here.*/ \
711}
712
713/**
714 * @brief Idle Loop hook.
715 * @details This hook is continuously invoked by the idle thread loop.
716 */
717#define CH_CFG_IDLE_LOOP_HOOK() { \
718 /* Idle loop code here.*/ \
719}
720
721/**
722 * @brief System tick event hook.
723 * @details This hook is invoked in the system tick handler immediately
724 * after processing the virtual timers queue.
725 */
726#define CH_CFG_SYSTEM_TICK_HOOK() { \
727 /* System tick event code here.*/ \
728}
729
730/**
731 * @brief System halt hook.
732 * @details This hook is invoked in case to a system halting error before
733 * the system is halted.
734 */
735#define CH_CFG_SYSTEM_HALT_HOOK(reason) { \
736 /* System halt code here.*/ \
737}
738
739/**
740 * @brief Trace hook.
741 * @details This hook is invoked each time a new record is written in the
742 * trace buffer.
743 */
744#define CH_CFG_TRACE_HOOK(tep) { \
745 /* Trace code here.*/ \
746}
747
748
749/** @} */
750
751/*===========================================================================*/
752/* Port-specific settings (override port settings defaulted in chcore.h). */
753/*===========================================================================*/
754
755#endif /* CHCONF_H */
756
757/** @} */
diff --git a/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/eeprom.c b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/eeprom.c
new file mode 100644
index 000000000..c78b39fe3
--- /dev/null
+++ b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/eeprom.c
@@ -0,0 +1,300 @@
1/*
2 * Eeprom emulation for K20x chips.
3 * (c) 2015 flabbergast
4 * Most of the code is from PJRC/Teensyduino (license below)
5 */
6
7/* Teensyduino Core Library
8 * http://www.pjrc.com/teensy/
9 * Copyright (c) 2013 PJRC.COM, LLC.
10 *
11 * Permission is hereby granted, free of charge, to any person obtaining
12 * a copy of this software and associated documentation files (the
13 * "Software"), to deal in the Software without restriction, including
14 * without limitation the rights to use, copy, modify, merge, publish,
15 * distribute, sublicense, and/or sell copies of the Software, and to
16 * permit persons to whom the Software is furnished to do so, subject to
17 * the following conditions:
18 *
19 * 1. The above copyright notice and this permission notice shall be
20 * included in all copies or substantial portions of the Software.
21 *
22 * 2. If the Software is incorporated into a build system that allows
23 * selection among a list of target devices, then similar target
24 * devices manufactured by PJRC.COM must be included in the list of
25 * target devices and selectable in the same manner.
26 *
27 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
28 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
29 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
30 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
31 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
32 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
33 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
34 * SOFTWARE.
35 */
36
37#include "ch.h"
38#include "hal.h"
39
40// The EEPROM is really RAM with a hardware-based backup system to
41// flash memory. Selecting a smaller size EEPROM allows more wear
42// leveling, for higher write endurance. If you edit this file,
43// set this to the smallest size your application can use. Also,
44// due to Freescale's implementation, writing 16 or 32 bit words
45// (aligned to 2 or 4 byte boundaries) has twice the endurance
46// compared to writing 8 bit bytes.
47//
48#define EEPROM_SIZE 32
49
50// Writing unaligned 16 or 32 bit data is handled automatically when
51// this is defined, but at a cost of extra code size. Without this,
52// any unaligned write will cause a hard fault exception! If you're
53// absolutely sure all 16 and 32 bit writes will be aligned, you can
54// remove the extra unnecessary code.
55//
56#define HANDLE_UNALIGNED_WRITES
57
58// Minimum EEPROM Endurance
59// ------------------------
60#if (EEPROM_SIZE == 2048) // 35000 writes/byte or 70000 writes/word
61 #define EEESIZE 0x33
62#elif (EEPROM_SIZE == 1024) // 75000 writes/byte or 150000 writes/word
63 #define EEESIZE 0x34
64#elif (EEPROM_SIZE == 512) // 155000 writes/byte or 310000 writes/word
65 #define EEESIZE 0x35
66#elif (EEPROM_SIZE == 256) // 315000 writes/byte or 630000 writes/word
67 #define EEESIZE 0x36
68#elif (EEPROM_SIZE == 128) // 635000 writes/byte or 1270000 writes/word
69 #define EEESIZE 0x37
70#elif (EEPROM_SIZE == 64) // 1275000 writes/byte or 2550000 writes/word
71 #define EEESIZE 0x38
72#elif (EEPROM_SIZE == 32) // 2555000 writes/byte or 5110000 writes/word
73 #define EEESIZE 0x39
74#endif
75
76void eeprom_initialize(void)
77{
78 uint32_t count=0;
79 uint16_t do_flash_cmd[] = {
80 0xf06f, 0x037f, 0x7003, 0x7803,
81 0xf013, 0x0f80, 0xd0fb, 0x4770};
82 uint8_t status;
83
84 if (FTFL->FCNFG & FTFL_FCNFG_RAMRDY) {
85 // FlexRAM is configured as traditional RAM
86 // We need to reconfigure for EEPROM usage
87 FTFL->FCCOB0 = 0x80; // PGMPART = Program Partition Command
88 FTFL->FCCOB4 = EEESIZE; // EEPROM Size
89 FTFL->FCCOB5 = 0x03; // 0K for Dataflash, 32K for EEPROM backup
90 __disable_irq();
91 // do_flash_cmd() must execute from RAM. Luckily the C syntax is simple...
92 (*((void (*)(volatile uint8_t *))((uint32_t)do_flash_cmd | 1)))(&(FTFL->FSTAT));
93 __enable_irq();
94 status = FTFL->FSTAT;
95 if (status & (FTFL_FSTAT_RDCOLERR|FTFL_FSTAT_ACCERR|FTFL_FSTAT_FPVIOL)) {
96 FTFL->FSTAT = (status & (FTFL_FSTAT_RDCOLERR|FTFL_FSTAT_ACCERR|FTFL_FSTAT_FPVIOL));
97 return; // error
98 }
99 }
100 // wait for eeprom to become ready (is this really necessary?)
101 while (!(FTFL->FCNFG & FTFL_FCNFG_EEERDY)) {
102 if (++count > 20000) break;
103 }
104}
105
106#define FlexRAM ((uint8_t *)0x14000000)
107
108uint8_t eeprom_read_byte(const uint8_t *addr)
109{
110 uint32_t offset = (uint32_t)addr;
111 if (offset >= EEPROM_SIZE) return 0;
112 if (!(FTFL->FCNFG & FTFL_FCNFG_EEERDY)) eeprom_initialize();
113 return FlexRAM[offset];
114}
115
116uint16_t eeprom_read_word(const uint16_t *addr)
117{
118 uint32_t offset = (uint32_t)addr;
119 if (offset >= EEPROM_SIZE-1) return 0;
120 if (!(FTFL->FCNFG & FTFL_FCNFG_EEERDY)) eeprom_initialize();
121 return *(uint16_t *)(&FlexRAM[offset]);
122}
123
124uint32_t eeprom_read_dword(const uint32_t *addr)
125{
126 uint32_t offset = (uint32_t)addr;
127 if (offset >= EEPROM_SIZE-3) return 0;
128 if (!(FTFL->FCNFG & FTFL_FCNFG_EEERDY)) eeprom_initialize();
129 return *(uint32_t *)(&FlexRAM[offset]);
130}
131
132void eeprom_read_block(void *buf, const void *addr, uint32_t len)
133{
134 uint32_t offset = (uint32_t)addr;
135 uint8_t *dest = (uint8_t *)buf;
136 uint32_t end = offset + len;
137
138 if (!(FTFL->FCNFG & FTFL_FCNFG_EEERDY)) eeprom_initialize();
139 if (end > EEPROM_SIZE) end = EEPROM_SIZE;
140 while (offset < end) {
141 *dest++ = FlexRAM[offset++];
142 }
143}
144
145int eeprom_is_ready(void)
146{
147 return (FTFL->FCNFG & FTFL_FCNFG_EEERDY) ? 1 : 0;
148}
149
150static void flexram_wait(void)
151{
152 while (!(FTFL->FCNFG & FTFL_FCNFG_EEERDY)) {
153 // TODO: timeout
154 }
155}
156
157void eeprom_write_byte(uint8_t *addr, uint8_t value)
158{
159 uint32_t offset = (uint32_t)addr;
160
161 if (offset >= EEPROM_SIZE) return;
162 if (!(FTFL->FCNFG & FTFL_FCNFG_EEERDY)) eeprom_initialize();
163 if (FlexRAM[offset] != value) {
164 FlexRAM[offset] = value;
165 flexram_wait();
166 }
167}
168
169void eeprom_write_word(uint16_t *addr, uint16_t value)
170{
171 uint32_t offset = (uint32_t)addr;
172
173 if (offset >= EEPROM_SIZE-1) return;
174 if (!(FTFL->FCNFG & FTFL_FCNFG_EEERDY)) eeprom_initialize();
175#ifdef HANDLE_UNALIGNED_WRITES
176 if ((offset & 1) == 0) {
177#endif
178 if (*(uint16_t *)(&FlexRAM[offset]) != value) {
179 *(uint16_t *)(&FlexRAM[offset]) = value;
180 flexram_wait();
181 }
182#ifdef HANDLE_UNALIGNED_WRITES
183 } else {
184 if (FlexRAM[offset] != value) {
185 FlexRAM[offset] = value;
186 flexram_wait();
187 }
188 if (FlexRAM[offset + 1] != (value >> 8)) {
189 FlexRAM[offset + 1] = value >> 8;
190 flexram_wait();
191 }
192 }
193#endif
194}
195
196void eeprom_write_dword(uint32_t *addr, uint32_t value)
197{
198 uint32_t offset = (uint32_t)addr;
199
200 if (offset >= EEPROM_SIZE-3) return;
201 if (!(FTFL->FCNFG & FTFL_FCNFG_EEERDY)) eeprom_initialize();
202#ifdef HANDLE_UNALIGNED_WRITES
203 switch (offset & 3) {
204 case 0:
205#endif
206 if (*(uint32_t *)(&FlexRAM[offset]) != value) {
207 *(uint32_t *)(&FlexRAM[offset]) = value;
208 flexram_wait();
209 }
210 return;
211#ifdef HANDLE_UNALIGNED_WRITES
212 case 2:
213 if (*(uint16_t *)(&FlexRAM[offset]) != value) {
214 *(uint16_t *)(&FlexRAM[offset]) = value;
215 flexram_wait();
216 }
217 if (*(uint16_t *)(&FlexRAM[offset + 2]) != (value >> 16)) {
218 *(uint16_t *)(&FlexRAM[offset + 2]) = value >> 16;
219 flexram_wait();
220 }
221 return;
222 default:
223 if (FlexRAM[offset] != value) {
224 FlexRAM[offset] = value;
225 flexram_wait();
226 }
227 if (*(uint16_t *)(&FlexRAM[offset + 1]) != (value >> 8)) {
228 *(uint16_t *)(&FlexRAM[offset + 1]) = value >> 8;
229 flexram_wait();
230 }
231 if (FlexRAM[offset + 3] != (value >> 24)) {
232 FlexRAM[offset + 3] = value >> 24;
233 flexram_wait();
234 }
235 }
236#endif
237}
238
239void eeprom_write_block(const void *buf, void *addr, uint32_t len)
240{
241 uint32_t offset = (uint32_t)addr;
242 const uint8_t *src = (const uint8_t *)buf;
243
244 if (offset >= EEPROM_SIZE) return;
245 if (!(FTFL->FCNFG & FTFL_FCNFG_EEERDY)) eeprom_initialize();
246 if (len >= EEPROM_SIZE) len = EEPROM_SIZE;
247 if (offset + len >= EEPROM_SIZE) len = EEPROM_SIZE - offset;
248 while (len > 0) {
249 uint32_t lsb = offset & 3;
250 if (lsb == 0 && len >= 4) {
251 // write aligned 32 bits
252 uint32_t val32;
253 val32 = *src++;
254 val32 |= (*src++ << 8);
255 val32 |= (*src++ << 16);
256 val32 |= (*src++ << 24);
257 if (*(uint32_t *)(&FlexRAM[offset]) != val32) {
258 *(uint32_t *)(&FlexRAM[offset]) = val32;
259 flexram_wait();
260 }
261 offset += 4;
262 len -= 4;
263 } else if ((lsb == 0 || lsb == 2) && len >= 2) {
264 // write aligned 16 bits
265 uint16_t val16;
266 val16 = *src++;
267 val16 |= (*src++ << 8);
268 if (*(uint16_t *)(&FlexRAM[offset]) != val16) {
269 *(uint16_t *)(&FlexRAM[offset]) = val16;
270 flexram_wait();
271 }
272 offset += 2;
273 len -= 2;
274 } else {
275 // write 8 bits
276 uint8_t val8 = *src++;
277 if (FlexRAM[offset] != val8) {
278 FlexRAM[offset] = val8;
279 flexram_wait();
280 }
281 offset++;
282 len--;
283 }
284 }
285}
286
287/*
288void do_flash_cmd(volatile uint8_t *fstat)
289{
290 *fstat = 0x80;
291 while ((*fstat & 0x80) == 0) ; // wait
292}
29300000000 <do_flash_cmd>:
294 0: f06f 037f mvn.w r3, #127 ; 0x7f
295 4: 7003 strb r3, [r0, #0]
296 6: 7803 ldrb r3, [r0, #0]
297 8: f013 0f80 tst.w r3, #128 ; 0x80
298 c: d0fb beq.n 6 <do_flash_cmd+0x6>
299 e: 4770 bx lr
300*/
diff --git a/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/eeprom.h b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/eeprom.h
new file mode 100644
index 000000000..1bd714e18
--- /dev/null
+++ b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/eeprom.h
@@ -0,0 +1,21 @@
1/*
2 * Eeprom emulation for K20x chips.
3 * (c) 2015 flabbergast
4 * Most of the code is from PJRC/Teensyduino (license in eeprom.c)
5 */
6
7#ifndef _EEPROM_H_
8#define _EEPROM_H_
9
10void eeprom_initialize(void);
11int eeprom_is_ready(void);
12uint8_t eeprom_read_byte(const uint8_t *addr);
13uint16_t eeprom_read_word(const uint16_t *addr);
14uint32_t eeprom_read_dword(const uint32_t *addr);
15void eeprom_read_block(void *buf, const void *addr, uint32_t len);
16void eeprom_write_byte(uint8_t *addr, uint8_t data);
17void eeprom_write_word(uint16_t *addr, uint16_t value);
18void eeprom_write_dword(uint32_t *addr, uint32_t value);
19void eeprom_write_block(const void *buf, void *addr, uint32_t len);
20
21#endif /* _EEPROM_H_ */ \ No newline at end of file
diff --git a/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/halconf.h b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/halconf.h
new file mode 100644
index 000000000..d7cc0b65e
--- /dev/null
+++ b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/halconf.h
@@ -0,0 +1,533 @@
1/*
2 ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
3
4 Licensed under the Apache License, Version 2.0 (the "License");
5 you may not use this file except in compliance with the License.
6 You may obtain a copy of the License at
7
8 http://www.apache.org/licenses/LICENSE-2.0
9
10 Unless required by applicable law or agreed to in writing, software
11 distributed under the License is distributed on an "AS IS" BASIS,
12 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 See the License for the specific language governing permissions and
14 limitations under the License.
15*/
16
17/**
18 * @file templates/halconf.h
19 * @brief HAL configuration header.
20 * @details HAL configuration file, this file allows to enable or disable the
21 * various device drivers from your application. You may also use
22 * this file in order to override the device drivers default settings.
23 *
24 * @addtogroup HAL_CONF
25 * @{
26 */
27
28#ifndef HALCONF_H
29#define HALCONF_H
30
31#define _CHIBIOS_HAL_CONF_
32#define _CHIBIOS_HAL_CONF_VER_7_1_
33
34#include "mcuconf.h"
35
36/**
37 * @brief Enables the PAL subsystem.
38 */
39#if !defined(HAL_USE_PAL) || defined(__DOXYGEN__)
40#define HAL_USE_PAL TRUE
41#endif
42
43/**
44 * @brief Enables the ADC subsystem.
45 */
46#if !defined(HAL_USE_ADC) || defined(__DOXYGEN__)
47#define HAL_USE_ADC FALSE
48#endif
49
50/**
51 * @brief Enables the CAN subsystem.
52 */
53#if !defined(HAL_USE_CAN) || defined(__DOXYGEN__)
54#define HAL_USE_CAN FALSE
55#endif
56
57/**
58 * @brief Enables the cryptographic subsystem.
59 */
60#if !defined(HAL_USE_CRY) || defined(__DOXYGEN__)
61#define HAL_USE_CRY FALSE
62#endif
63
64/**
65 * @brief Enables the DAC subsystem.
66 */
67#if !defined(HAL_USE_DAC) || defined(__DOXYGEN__)
68#define HAL_USE_DAC FALSE
69#endif
70
71/**
72 * @brief Enables the EFlash subsystem.
73 */
74#if !defined(HAL_USE_EFL) || defined(__DOXYGEN__)
75#define HAL_USE_EFL FALSE
76#endif
77
78/**
79 * @brief Enables the GPT subsystem.
80 */
81#if !defined(HAL_USE_GPT) || defined(__DOXYGEN__)
82#define HAL_USE_GPT FALSE
83#endif
84
85/**
86 * @brief Enables the I2C subsystem.
87 */
88#if !defined(HAL_USE_I2C) || defined(__DOXYGEN__)
89#define HAL_USE_I2C FALSE
90#endif
91
92/**
93 * @brief Enables the I2S subsystem.
94 */
95#if !defined(HAL_USE_I2S) || defined(__DOXYGEN__)
96#define HAL_USE_I2S FALSE
97#endif
98
99/**
100 * @brief Enables the ICU subsystem.
101 */
102#if !defined(HAL_USE_ICU) || defined(__DOXYGEN__)
103#define HAL_USE_ICU FALSE
104#endif
105
106/**
107 * @brief Enables the MAC subsystem.
108 */
109#if !defined(HAL_USE_MAC) || defined(__DOXYGEN__)
110#define HAL_USE_MAC FALSE
111#endif
112
113/**
114 * @brief Enables the MMC_SPI subsystem.
115 */
116#if !defined(HAL_USE_MMC_SPI) || defined(__DOXYGEN__)
117#define HAL_USE_MMC_SPI FALSE
118#endif
119
120/**
121 * @brief Enables the PWM subsystem.
122 */
123#if !defined(HAL_USE_PWM) || defined(__DOXYGEN__)
124#define HAL_USE_PWM FALSE
125#endif
126
127/**
128 * @brief Enables the RTC subsystem.
129 */
130#if !defined(HAL_USE_RTC) || defined(__DOXYGEN__)
131#define HAL_USE_RTC FALSE
132#endif
133
134/**
135 * @brief Enables the SDC subsystem.
136 */
137#if !defined(HAL_USE_SDC) || defined(__DOXYGEN__)
138#define HAL_USE_SDC FALSE
139#endif
140
141/**
142 * @brief Enables the SERIAL subsystem.
143 */
144#if !defined(HAL_USE_SERIAL) || defined(__DOXYGEN__)
145#define HAL_USE_SERIAL FALSE
146#endif
147
148/**
149 * @brief Enables the SERIAL over USB subsystem.
150 */
151#if !defined(HAL_USE_SERIAL_USB) || defined(__DOXYGEN__)
152#define HAL_USE_SERIAL_USB FALSE
153#endif
154
155/**
156 * @brief Enables the SIO subsystem.
157 */
158#if !defined(HAL_USE_SIO) || defined(__DOXYGEN__)
159#define HAL_USE_SIO FALSE
160#endif
161
162/**
163 * @brief Enables the SPI subsystem.
164 */
165#if !defined(HAL_USE_SPI) || defined(__DOXYGEN__)
166#define HAL_USE_SPI FALSE
167#endif
168
169/**
170 * @brief Enables the TRNG subsystem.
171 */
172#if !defined(HAL_USE_TRNG) || defined(__DOXYGEN__)
173#define HAL_USE_TRNG FALSE
174#endif
175
176/**
177 * @brief Enables the UART subsystem.
178 */
179#if !defined(HAL_USE_UART) || defined(__DOXYGEN__)
180#define HAL_USE_UART FALSE
181#endif
182
183/**
184 * @brief Enables the USB subsystem.
185 */
186#if !defined(HAL_USE_USB) || defined(__DOXYGEN__)
187#define HAL_USE_USB FALSE
188#endif
189
190/**
191 * @brief Enables the WDG subsystem.
192 */
193#if !defined(HAL_USE_WDG) || defined(__DOXYGEN__)
194#define HAL_USE_WDG FALSE
195#endif
196
197/**
198 * @brief Enables the WSPI subsystem.
199 */
200#if !defined(HAL_USE_WSPI) || defined(__DOXYGEN__)
201#define HAL_USE_WSPI FALSE
202#endif
203
204/*===========================================================================*/
205/* PAL driver related settings. */
206/*===========================================================================*/
207
208/**
209 * @brief Enables synchronous APIs.
210 * @note Disabling this option saves both code and data space.
211 */
212#if !defined(PAL_USE_CALLBACKS) || defined(__DOXYGEN__)
213#define PAL_USE_CALLBACKS FALSE
214#endif
215
216/**
217 * @brief Enables synchronous APIs.
218 * @note Disabling this option saves both code and data space.
219 */
220#if !defined(PAL_USE_WAIT) || defined(__DOXYGEN__)
221#define PAL_USE_WAIT FALSE
222#endif
223
224/*===========================================================================*/
225/* ADC driver related settings. */
226/*===========================================================================*/
227
228/**
229 * @brief Enables synchronous APIs.
230 * @note Disabling this option saves both code and data space.
231 */
232#if !defined(ADC_USE_WAIT) || defined(__DOXYGEN__)
233#define ADC_USE_WAIT TRUE
234#endif
235
236/**
237 * @brief Enables the @p adcAcquireBus() and @p adcReleaseBus() APIs.
238 * @note Disabling this option saves both code and data space.
239 */
240#if !defined(ADC_USE_MUTUAL_EXCLUSION) || defined(__DOXYGEN__)
241#define ADC_USE_MUTUAL_EXCLUSION TRUE
242#endif
243
244/*===========================================================================*/
245/* CAN driver related settings. */
246/*===========================================================================*/
247
248/**
249 * @brief Sleep mode related APIs inclusion switch.
250 */
251#if !defined(CAN_USE_SLEEP_MODE) || defined(__DOXYGEN__)
252#define CAN_USE_SLEEP_MODE TRUE
253#endif
254
255/**
256 * @brief Enforces the driver to use direct callbacks rather than OSAL events.
257 */
258#if !defined(CAN_ENFORCE_USE_CALLBACKS) || defined(__DOXYGEN__)
259#define CAN_ENFORCE_USE_CALLBACKS FALSE
260#endif
261
262/*===========================================================================*/
263/* CRY driver related settings. */
264/*===========================================================================*/
265
266/**
267 * @brief Enables the SW fall-back of the cryptographic driver.
268 * @details When enabled, this option, activates a fall-back software
269 * implementation for algorithms not supported by the underlying
270 * hardware.
271 * @note Fall-back implementations may not be present for all algorithms.
272 */
273#if !defined(HAL_CRY_USE_FALLBACK) || defined(__DOXYGEN__)
274#define HAL_CRY_USE_FALLBACK FALSE
275#endif
276
277/**
278 * @brief Makes the driver forcibly use the fall-back implementations.
279 */
280#if !defined(HAL_CRY_ENFORCE_FALLBACK) || defined(__DOXYGEN__)
281#define HAL_CRY_ENFORCE_FALLBACK FALSE
282#endif
283
284/*===========================================================================*/
285/* DAC driver related settings. */
286/*===========================================================================*/
287
288/**
289 * @brief Enables synchronous APIs.
290 * @note Disabling this option saves both code and data space.
291 */
292#if !defined(DAC_USE_WAIT) || defined(__DOXYGEN__)
293#define DAC_USE_WAIT TRUE
294#endif
295
296/**
297 * @brief Enables the @p dacAcquireBus() and @p dacReleaseBus() APIs.
298 * @note Disabling this option saves both code and data space.
299 */
300#if !defined(DAC_USE_MUTUAL_EXCLUSION) || defined(__DOXYGEN__)
301#define DAC_USE_MUTUAL_EXCLUSION TRUE
302#endif
303
304/*===========================================================================*/
305/* I2C driver related settings. */
306/*===========================================================================*/
307
308/**
309 * @brief Enables the mutual exclusion APIs on the I2C bus.
310 */
311#if !defined(I2C_USE_MUTUAL_EXCLUSION) || defined(__DOXYGEN__)
312#define I2C_USE_MUTUAL_EXCLUSION TRUE
313#endif
314
315/*===========================================================================*/
316/* MAC driver related settings. */
317/*===========================================================================*/
318
319/**
320 * @brief Enables the zero-copy API.
321 */
322#if !defined(MAC_USE_ZERO_COPY) || defined(__DOXYGEN__)
323#define MAC_USE_ZERO_COPY FALSE
324#endif
325
326/**
327 * @brief Enables an event sources for incoming packets.
328 */
329#if !defined(MAC_USE_EVENTS) || defined(__DOXYGEN__)
330#define MAC_USE_EVENTS TRUE
331#endif
332
333/*===========================================================================*/
334/* MMC_SPI driver related settings. */
335/*===========================================================================*/
336
337/**
338 * @brief Delays insertions.
339 * @details If enabled this options inserts delays into the MMC waiting
340 * routines releasing some extra CPU time for the threads with
341 * lower priority, this may slow down the driver a bit however.
342 * This option is recommended also if the SPI driver does not
343 * use a DMA channel and heavily loads the CPU.
344 */
345#if !defined(MMC_NICE_WAITING) || defined(__DOXYGEN__)
346#define MMC_NICE_WAITING TRUE
347#endif
348
349/*===========================================================================*/
350/* SDC driver related settings. */
351/*===========================================================================*/
352
353/**
354 * @brief Number of initialization attempts before rejecting the card.
355 * @note Attempts are performed at 10mS intervals.
356 */
357#if !defined(SDC_INIT_RETRY) || defined(__DOXYGEN__)
358#define SDC_INIT_RETRY 100
359#endif
360
361/**
362 * @brief Include support for MMC cards.
363 * @note MMC support is not yet implemented so this option must be kept
364 * at @p FALSE.
365 */
366#if !defined(SDC_MMC_SUPPORT) || defined(__DOXYGEN__)
367#define SDC_MMC_SUPPORT FALSE
368#endif
369
370/**
371 * @brief Delays insertions.
372 * @details If enabled this options inserts delays into the MMC waiting
373 * routines releasing some extra CPU time for the threads with
374 * lower priority, this may slow down the driver a bit however.
375 */
376#if !defined(SDC_NICE_WAITING) || defined(__DOXYGEN__)
377#define SDC_NICE_WAITING TRUE
378#endif
379
380/**
381 * @brief OCR initialization constant for V20 cards.
382 */
383#if !defined(SDC_INIT_OCR_V20) || defined(__DOXYGEN__)
384#define SDC_INIT_OCR_V20 0x50FF8000U
385#endif
386
387/**
388 * @brief OCR initialization constant for non-V20 cards.
389 */
390#if !defined(SDC_INIT_OCR) || defined(__DOXYGEN__)
391#define SDC_INIT_OCR 0x80100000U
392#endif
393
394/*===========================================================================*/
395/* SERIAL driver related settings. */
396/*===========================================================================*/
397
398/**
399 * @brief Default bit rate.
400 * @details Configuration parameter, this is the baud rate selected for the
401 * default configuration.
402 */
403#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
404#define SERIAL_DEFAULT_BITRATE 38400
405#endif
406
407/**
408 * @brief Serial buffers size.
409 * @details Configuration parameter, you can change the depth of the queue
410 * buffers depending on the requirements of your application.
411 * @note The default is 16 bytes for both the transmission and receive
412 * buffers.
413 */
414#if !defined(SERIAL_BUFFERS_SIZE) || defined(__DOXYGEN__)
415#define SERIAL_BUFFERS_SIZE 16
416#endif
417
418/*===========================================================================*/
419/* SERIAL_USB driver related setting. */
420/*===========================================================================*/
421
422/**
423 * @brief Serial over USB buffers size.
424 * @details Configuration parameter, the buffer size must be a multiple of
425 * the USB data endpoint maximum packet size.
426 * @note The default is 256 bytes for both the transmission and receive
427 * buffers.
428 */
429#if !defined(SERIAL_USB_BUFFERS_SIZE) || defined(__DOXYGEN__)
430#define SERIAL_USB_BUFFERS_SIZE 256
431#endif
432
433/**
434 * @brief Serial over USB number of buffers.
435 * @note The default is 2 buffers.
436 */
437#if !defined(SERIAL_USB_BUFFERS_NUMBER) || defined(__DOXYGEN__)
438#define SERIAL_USB_BUFFERS_NUMBER 2
439#endif
440
441/*===========================================================================*/
442/* SPI driver related settings. */
443/*===========================================================================*/
444
445/**
446 * @brief Enables synchronous APIs.
447 * @note Disabling this option saves both code and data space.
448 */
449#if !defined(SPI_USE_WAIT) || defined(__DOXYGEN__)
450#define SPI_USE_WAIT TRUE
451#endif
452
453/**
454 * @brief Enables circular transfers APIs.
455 * @note Disabling this option saves both code and data space.
456 */
457#if !defined(SPI_USE_CIRCULAR) || defined(__DOXYGEN__)
458#define SPI_USE_CIRCULAR FALSE
459#endif
460
461/**
462 * @brief Enables the @p spiAcquireBus() and @p spiReleaseBus() APIs.
463 * @note Disabling this option saves both code and data space.
464 */
465#if !defined(SPI_USE_MUTUAL_EXCLUSION) || defined(__DOXYGEN__)
466#define SPI_USE_MUTUAL_EXCLUSION TRUE
467#endif
468
469/**
470 * @brief Handling method for SPI CS line.
471 * @note Disabling this option saves both code and data space.
472 */
473#if !defined(SPI_SELECT_MODE) || defined(__DOXYGEN__)
474#define SPI_SELECT_MODE SPI_SELECT_MODE_PAD
475#endif
476
477/*===========================================================================*/
478/* UART driver related settings. */
479/*===========================================================================*/
480
481/**
482 * @brief Enables synchronous APIs.
483 * @note Disabling this option saves both code and data space.
484 */
485#if !defined(UART_USE_WAIT) || defined(__DOXYGEN__)
486#define UART_USE_WAIT FALSE
487#endif
488
489/**
490 * @brief Enables the @p uartAcquireBus() and @p uartReleaseBus() APIs.
491 * @note Disabling this option saves both code and data space.
492 */
493#if !defined(UART_USE_MUTUAL_EXCLUSION) || defined(__DOXYGEN__)
494#define UART_USE_MUTUAL_EXCLUSION FALSE
495#endif
496
497/*===========================================================================*/
498/* USB driver related settings. */
499/*===========================================================================*/
500
501/**
502 * @brief Enables synchronous APIs.
503 * @note Disabling this option saves both code and data space.
504 */
505#if !defined(USB_USE_WAIT) || defined(__DOXYGEN__)
506#define USB_USE_WAIT FALSE
507#endif
508
509/*===========================================================================*/
510/* WSPI driver related settings. */
511/*===========================================================================*/
512
513/**
514 * @brief Enables synchronous APIs.
515 * @note Disabling this option saves both code and data space.
516 */
517#if !defined(WSPI_USE_WAIT) || defined(__DOXYGEN__)
518#define WSPI_USE_WAIT TRUE
519#endif
520
521/**
522 * @brief Enables the @p wspiAcquireBus() and @p wspiReleaseBus() APIs.
523 * @note Disabling this option saves both code and data space.
524 */
525#if !defined(WSPI_USE_MUTUAL_EXCLUSION) || defined(__DOXYGEN__)
526#define WSPI_USE_MUTUAL_EXCLUSION TRUE
527#endif
528
529#include "halconf_community.h"
530
531#endif /* HALCONF_H */
532
533/** @} */
diff --git a/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/halconf_community.h b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/halconf_community.h
new file mode 100644
index 000000000..43fdbf869
--- /dev/null
+++ b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/halconf_community.h
@@ -0,0 +1,173 @@
1/*
2 ChibiOS - Copyright (C) 2014 Uladzimir Pylinsky aka barthess
3
4 Licensed under the Apache License, Version 2.0 (the "License");
5 you may not use this file except in compliance with the License.
6 You may obtain a copy of the License at
7
8 http://www.apache.org/licenses/LICENSE-2.0
9
10 Unless required by applicable law or agreed to in writing, software
11 distributed under the License is distributed on an "AS IS" BASIS,
12 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 See the License for the specific language governing permissions and
14 limitations under the License.
15*/
16
17#ifndef HALCONF_COMMUNITY_H
18#define HALCONF_COMMUNITY_H
19
20/**
21 * @brief Enables the community overlay.
22 */
23#if !defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
24#define HAL_USE_COMMUNITY TRUE
25#endif
26
27/**
28 * @brief Enables the FSMC subsystem.
29 */
30#if !defined(HAL_USE_FSMC) || defined(__DOXYGEN__)
31#define HAL_USE_FSMC FALSE
32#endif
33
34/**
35 * @brief Enables the NAND subsystem.
36 */
37#if !defined(HAL_USE_NAND) || defined(__DOXYGEN__)
38#define HAL_USE_NAND FALSE
39#endif
40
41/**
42 * @brief Enables the 1-wire subsystem.
43 */
44#if !defined(HAL_USE_ONEWIRE) || defined(__DOXYGEN__)
45#define HAL_USE_ONEWIRE FALSE
46#endif
47
48/**
49 * @brief Enables the EICU subsystem.
50 */
51#if !defined(HAL_USE_EICU) || defined(__DOXYGEN__)
52#define HAL_USE_EICU FALSE
53#endif
54
55/**
56 * @brief Enables the CRC subsystem.
57 */
58#if !defined(HAL_USE_CRC) || defined(__DOXYGEN__)
59#define HAL_USE_CRC FALSE
60#endif
61
62/**
63 * @brief Enables the RNG subsystem.
64 */
65#if !defined(HAL_USE_RNG) || defined(__DOXYGEN__)
66#define HAL_USE_RNG FALSE
67#endif
68
69/**
70 * @brief Enables the EEPROM subsystem.
71 */
72#if !defined(HAL_USE_EEPROM) || defined(__DOXYGEN__)
73#define HAL_USE_EEPROM FALSE
74#endif
75
76/**
77 * @brief Enables the TIMCAP subsystem.
78 */
79#if !defined(HAL_USE_TIMCAP) || defined(__DOXYGEN__)
80#define HAL_USE_TIMCAP FALSE
81#endif
82
83/**
84 * @brief Enables the TIMCAP subsystem.
85 */
86#if !defined(HAL_USE_COMP) || defined(__DOXYGEN__)
87#define HAL_USE_COMP FALSE
88#endif
89
90/**
91 * @brief Enables the QEI subsystem.
92 */
93#if !defined(HAL_USE_QEI) || defined(__DOXYGEN__)
94#define HAL_USE_QEI FALSE
95#endif
96
97/**
98 * @brief Enables the USBH subsystem.
99 */
100#if !defined(HAL_USE_USBH) || defined(__DOXYGEN__)
101#define HAL_USE_USBH FALSE
102#endif
103
104/**
105 * @brief Enables the USB_MSD subsystem.
106 */
107#if !defined(HAL_USE_USB_MSD) || defined(__DOXYGEN__)
108#define HAL_USE_USB_MSD FALSE
109#endif
110
111/*===========================================================================*/
112/* FSMCNAND driver related settings. */
113/*===========================================================================*/
114
115/**
116 * @brief Enables the @p nandAcquireBus() and @p nanReleaseBus() APIs.
117 * @note Disabling this option saves both code and data space.
118 */
119#if !defined(NAND_USE_MUTUAL_EXCLUSION) || defined(__DOXYGEN__)
120#define NAND_USE_MUTUAL_EXCLUSION TRUE
121#endif
122
123/*===========================================================================*/
124/* 1-wire driver related settings. */
125/*===========================================================================*/
126/**
127 * @brief Enables strong pull up feature.
128 * @note Disabling this option saves both code and data space.
129 */
130#define ONEWIRE_USE_STRONG_PULLUP FALSE
131
132/**
133 * @brief Enables search ROM feature.
134 * @note Disabling this option saves both code and data space.
135 */
136#define ONEWIRE_USE_SEARCH_ROM TRUE
137
138/*===========================================================================*/
139/* QEI driver related settings. */
140/*===========================================================================*/
141
142/**
143 * @brief Enables discard of overlow
144 */
145#if !defined(QEI_USE_OVERFLOW_DISCARD) || defined(__DOXYGEN__)
146#define QEI_USE_OVERFLOW_DISCARD FALSE
147#endif
148
149/**
150 * @brief Enables min max of overlow
151 */
152#if !defined(QEI_USE_OVERFLOW_MINMAX) || defined(__DOXYGEN__)
153#define QEI_USE_OVERFLOW_MINMAX FALSE
154#endif
155
156/*===========================================================================*/
157/* EEProm driver related settings. */
158/*===========================================================================*/
159
160/**
161 * @brief Enables 24xx series I2C eeprom device driver.
162 * @note Disabling this option saves both code and data space.
163 */
164#define EEPROM_USE_EE24XX FALSE
165 /**
166 * @brief Enables 25xx series SPI eeprom device driver.
167 * @note Disabling this option saves both code and data space.
168 */
169#define EEPROM_USE_EE25XX FALSE
170
171#endif /* HALCONF_COMMUNITY_H */
172
173/** @} */
diff --git a/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/main.c b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/main.c
new file mode 100644
index 000000000..92873979c
--- /dev/null
+++ b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/main.c
@@ -0,0 +1,77 @@
1/*
2 (C) 2015-2016 flabbergast <[email protected]>
3
4 Licensed under the Apache License, Version 2.0 (the "License");
5 you may not use this file except in compliance with the License.
6 You may obtain a copy of the License at
7
8 http://www.apache.org/licenses/LICENSE-2.0
9
10 Unless required by applicable law or agreed to in writing, software
11 distributed under the License is distributed on an "AS IS" BASIS,
12 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 See the License for the specific language governing permissions and
14 limitations under the License.
15*/
16#include "hal.h"
17
18#include "eeprom.h"
19
20#define LED_GPIO TEENSY_PIN13_IOPORT
21#define LED_PIN TEENSY_PIN13
22
23uint8_t n_of_blinks;
24
25static THD_WORKING_AREA(waBlinkThread, 128);
26static THD_FUNCTION(BlinkThread, arg) {
27 (void)arg;
28 uint8_t i;
29
30 for(i=0; i<n_of_blinks; i++) {
31 palSetPad(LED_GPIO, LED_PIN);
32 chThdSleepMilliseconds(400);
33 palClearPad(LED_GPIO, LED_PIN);
34 chThdSleepMilliseconds(400);
35 }
36}
37
38/*
39 * Application entry point.
40 */
41int main(void) {
42 /*
43 * System initializations.
44 * - HAL initialization, this also initializes the configured device drivers
45 * and performs the board-specific initializations.
46 * - Kernel initialization, the main() function becomes a thread and the
47 * RTOS is active.
48 */
49 halInit();
50 chSysInit();
51
52 n_of_blinks = 0;
53
54 uint8_t *ee_addr = (uint8_t *)3;
55
56 eeprom_write_byte(ee_addr,5);
57 chThdSleepMilliseconds(500);
58
59 eeprom_write_byte(ee_addr,10);
60 chThdSleepMilliseconds(500);
61
62 n_of_blinks = eeprom_read_byte(ee_addr);
63
64 /*
65 * Create the blink thread.
66 */
67 chThdCreateStatic(waBlinkThread, sizeof(waBlinkThread), NORMALPRIO, BlinkThread, NULL);
68
69 /*
70 * Normal main() thread activity, in this demo it does nothing.
71 */
72 while(TRUE) {
73 chThdSleepMilliseconds(500);
74 }
75
76 return 0;
77}
diff --git a/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/mcuconf.h b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/mcuconf.h
new file mode 100644
index 000000000..8e4016ecb
--- /dev/null
+++ b/lib/chibios-contrib/testhal/KINETIS/TEENSY3_x/EEPROM_EMU/mcuconf.h
@@ -0,0 +1,51 @@
1/*
2 ChibiOS - (C) 2015-2016 flabbergast <[email protected]>
3
4 Licensed under the Apache License, Version 2.0 (the "License");
5 you may not use this file except in compliance with the License.
6 You may obtain a copy of the License at
7
8 http://www.apache.org/licenses/LICENSE-2.0
9
10 Unless required by applicable law or agreed to in writing, software
11 distributed under the License is distributed on an "AS IS" BASIS,
12 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 See the License for the specific language governing permissions and
14 limitations under the License.
15*/
16
17#ifndef _MCUCONF_H_
18#define _MCUCONF_H_
19
20#define K20x_MCUCONF
21
22/*
23 * HAL driver system settings.
24 */
25#if 1
26/* PEE mode - 48MHz system clock driven by (16 MHz) external crystal. */
27#define KINETIS_MCG_MODE KINETIS_MCG_MODE_PEE
28#define KINETIS_PLLCLK_FREQUENCY 96000000UL
29#define KINETIS_SYSCLK_FREQUENCY 48000000UL
30#endif
31
32#if 0
33/* crystal-less FEI mode - 48 MHz with internal 32.768 kHz crystal */
34#define KINETIS_MCG_MODE KINETIS_MCG_MODE_FEI
35#define KINETIS_MCG_FLL_DMX32 1 /* Fine-tune for 32.768 kHz */
36#define KINETIS_MCG_FLL_DRS 1 /* 1464x FLL factor */
37#define KINETIS_SYSCLK_FREQUENCY 47972352UL /* 32.768 kHz * 1464 (~48 MHz) */
38#define KINETIS_CLKDIV1_OUTDIV1 1 /* do not divide system clock */
39#endif
40
41/*
42 * SERIAL driver system settings.
43 */
44#define KINETIS_SERIAL_USE_UART0 TRUE
45
46/*
47 * USB driver settings
48 */
49#define KINETIS_USB_USE_USB0 TRUE
50
51#endif /* _MCUCONF_H_ */
generated by cgit v1.2.3 (git 2.25.1) at 2025-08-31 00:52:06 +0100